Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | |||
nexys:nexys [2022/09/12 13:59] – changed forum.digilentinc.com to forum.digilent.com Jeffrey | nexys:nexys [2023/12/04 20:34] (current) – [External Links] Martha | ||
---|---|---|---|
Line 1: | Line 1: | ||
+ | ====== Nexys Resource Center ====== | ||
+ | {{: | ||
+ | |||
+ | <WRAP round info 650px> | ||
+ | ===Note=== | ||
+ | The Nexys is retired and no longer for sale in our store. | ||
+ | </ | ||
+ | |||
+ | * Xilinx XC3S400 FPGA with 500+MHz operation (400K gates) | ||
+ | * USB2 port for FPGA configuration and data transfers (software available as free downloads) | ||
+ | * USB-powered (batteries and/or wall plug can also be used) | ||
+ | * 16MB of fast Micron PSDRAM and 4MB of Intel StrataFlash Flash ROM | ||
+ | * Xilinx Platform Flash ROM that stores FPGA configurations indefinitely | ||
+ | * High efficiency Linear Technology switching power supplies (good for battery powered applications) | ||
+ | * 50MHz oscillator | ||
+ | * Connector for 1/8 VGA hi-res graphics LCD panel or 16x2 character LCD display | ||
+ | * 60 FPGA I/O's routed to expansion connectors (one high-speed Hirose FX2 connector and four 6-pin headers) | ||
+ | * 8 LEDs, 4-digit seven-segment display, 4 pushbuttons, | ||
+ | |||
+ | \\ | ||
+ | |||
+ | The Nexys provides a reliable " | ||
+ | |||
+ | The Nexys features a 40K-gate Spartan 3 FPGA with hardware multipliers and high-speed dual-port memory arrays. Its large external memory arrays (4MB ROM/16MB RAM), collection of useful I/O devices, and numerous ports make the Nexys the perfect platform for working with embedded cores like Xilinx' | ||
+ | |||
+ | The Nexys is fully compatible with all versions of the Xilinx ISE tools, including the free WebPack. The Nexys is powered via the USB port and it ships with the appropriate USB cable, so designs can be implemented immediately with no hidden costs. Now every student can own a state of the art development system for less than the cost of a textbook. | ||
+ | |||
+ | |||
+ | ---- | ||
+ | |||
+ | ===== Documentation ===== | ||
+ | |||
+ | |||
+ | * **Schematic** -- {{: | ||
+ | * PDF Schematic of the PCB generated by Altium | ||
+ | * **Reference Manual** -- {{: | ||
+ | * Technical description of the Nexys and all of its features. | ||
+ | * **Sell Sheet** -- Sell sheet currently unavailable, | ||
+ | |||
+ | |||
+ | ===== Demonstration projects ===== | ||
+ | |||
+ | * **Nexys BIST** -- {{: | ||
+ | |||
+ | |||
+ | ===== Reference Designs ===== | ||
+ | |||
+ | * **Nexys Simple Reference Design** -- {{: | ||
+ | * **Nexys2 Board Support files for use with Xilinx EDK. Supports EDK 13 and up.** -- {{: | ||
+ | * **Active Power Meter reference design** -- {{: | ||
+ | * **BRAM Configuration reference design** -- {{: | ||
+ | * **PS2 Mouse Control reference component** -- {{: | ||
+ | * **PS2 Mouse Displayer reference component** -- {{: | ||
+ | * **Onboard Memory controller reference design** -- {{: | ||
+ | * **Pulse-width modulation reference component** -- {{: | ||
+ | * **VGA controller reference design** -- {{: | ||
+ | * **Adept I/O expansion reference design** -- {{: | ||
+ | * **EDK project that demonstrates how to connect the BSB shared buses through I/O multiplexers, | ||
+ | |||
+ | |||
+ | |||
+ | ---- | ||
+ | |||
+ | ===== External Links ===== | ||
+ | * [[https:// | ||
+ | |||
+ | {{tag> |