Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
zmod:start [2021/05/14 23:06] – ↷ Links adapted because of a move operation Arthur Brownzmod:start [2023/01/19 20:36] (current) – Arthur Brown
Line 5: Line 5:
 ==== Software Support ==== ==== Software Support ====
  
-Digilent provides software libraries for interacting with Zmods, documented in the [[zmod:zmodbaselibraryuserguide|Zmod Base Library User Guide]].+All Digilent Zmods are supported by custom controllers targeting 7-Series FPGA fabric, provided as IP for Xilinx's Vivado development environment. Check out the Zmods' resource centers, linked below, for more information. 
 + 
 +Digilent provides software libraries for interacting with some Zmods, documented in the [[zmod:zmodbaselibraryuserguide|Zmod Base Library User Guide]].
  
 ---- ----
 ==== List of Zmods ==== ==== List of Zmods ====
 +|<100% 15% 15% 15% 15%>|
 +^ ^ Max Sample Rate ^ Resolution ^ Maximum Bandwidth ^ Input Range ^ Accuracy ^ Input Impedence ^ Signal Coupling ^ Low Pass Filter ^
 +|  [[zmod:scope:start|{{:zmod:zmodscope-generic-obl-1000.png?200|}}]] \\ [[zmod:scope:start]]  | 40 MS/s (1410-40)[(Actual sample rate determined by clock source, provided by an FPGA host board through the SYZYGY connector)] \\ 105 MS/s (1410-105)[(#1)] \\ 125 MS/s (1410-125)[(#1)] \\ 40 MS/s (1210-40)[(#1)] \\ 125 MS/s (1210-125)[(#1)] \\ 40 MS/s (1010-40)[(#1)] \\ 125 MS/s (1010-125)[(#1)] | 14-bit (1410-40) \\ 14-bit (1410-105) \\ 14-bit (1410-125) \\ 12-bit (1210-40) \\ 12-bit (1210-125) \\ 10-bit (1010-40) \\ 10-bit (1010-125) | 20 MHz (1410-40) \\ 70 MHz (1410-105) \\ 70 MHz (1410-125) \\ 20 MHz (1210-40) \\ 70 MHz (1210-125) \\ 20 MHz (1010-40) \\ 70 MHz (1010-125) | +/-1 V, +/-25 V | +/-0.2% | 1 MΩ <nowiki>||</nowiki> 18 pF | AC/DC | No |
 +|  [[zmod:digitizer:start|{{:zmod:digitizer:zmoddigitizer-obl-1000.png?200|}}]] \\ [[zmod:digitizer:start]]  | 125 MS/s[(Actual sample rate determined by clock source, which is either the FPGA host board via the SYZYGY connector or a low-jitter onboard oscillator)] | 14-bit | 60+ MHz | +/-1 V | +/-0.5% | 1 MΩ <nowiki>||</nowiki> 5 pF | DC Only | 60 MHz |
 +
 +----
 +
 +|<100% 15%>|
 +^ ^ Max Sample Rate ^ Resolution ^ Maximum Bandwidth ^
 +|  [[zmod:awg:start|{{:zmod:zmodawg-generic-obl-1000.png?200|}}]] \\ [[zmod:awg:start]]  | 100 MS/s[(#1)] | 14-bit | 40 MHz |
 +
 +~~REFNOTES~~
  
-^ Image ^ Name ^ Specification Versions ^ 
-| [[zmod:zmodadc:start|{{reference:test-and-measurement:zmodadc:zmodadc_top_view.png?200}}]] | [[zmod:zmodadc:start|Zmod ADC]] | SYZYGY Standard 1.1, SYZYGY DNA 1.1 | 
-| [[zmod:zmoddac:start|{{reference:test-and-measurement:zmoddac:zmoddactop.png?200}}]] | [[zmod:zmoddac:start|Zmod DAC]] | SYZYGY Standard 1.1, SYZYGY DNA 1.1 |