Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | |||
test-and-measurement:digital-discovery:reference-manual [2021/10/11 16:49] – added a space that nobody has noticed was missing James Colvin | test-and-measurement:digital-discovery:reference-manual [2023/02/12 06:37] (current) – external edit 127.0.0.1 | ||
---|---|---|---|
Line 57: | Line 57: | ||
---- | ---- | ||
- | ====== 2. I/O Level Translators | + | ===== 2. I/O Level Translators ===== |
Figure 3 shows the DIO user connectors and Figure 4 shows the I/O level translator for DIO24. DIO25 to DIO31 use similar discrete components, connected to pins 1A2…2A3, respectively 1B2…2B3 of IC2. | Figure 3 shows the DIO user connectors and Figure 4 shows the I/O level translator for DIO24. DIO25 to DIO31 use similar discrete components, connected to pins 1A2…2A3, respectively 1B2…2B3 of IC2. | ||
Line 95: | Line 95: | ||
---- | ---- | ||
- | ====== 3. Input Dividers | + | ===== 3. Input Dividers ===== |
Figure 8 shows the DIN user connector and Figure 9 shows the Input Divider for DIN0. DIN1 to DIN23 use similar input circuitry. | Figure 8 shows the DIN user connector and Figure 9 shows the Input Divider for DIN0. DIN1 to DIN23 use similar input circuitry. | ||
Line 125: | Line 125: | ||
---- | ---- | ||
- | ====== 4. Power supplies and control | + | ===== 4. Power supplies and control ===== |
===== 4.1 Internal power supplies ===== | ===== 4.1 Internal power supplies ===== | ||
Line 182: | Line 182: | ||
---- | ---- | ||
- | ====== 5. LEDs and DDR3 Memory | + | ===== 5. LEDs and DDR3 Memory ===== |
Figure 18 shows the two tricolor LEDs used to symbolize the Digital discovery status. | Figure 18 shows the two tricolor LEDs used to symbolize the Digital discovery status. | ||
Line 198: | Line 198: | ||
- | ====== 6. USB Controller | + | ===== 6. USB Controller ===== |
The USB interface performs two tasks: | The USB interface performs two tasks: | ||
Line 207: | Line 207: | ||
- | ====== 7. FPGA | + | ===== 7. FPGA ===== |
The core of the Digital Discovery is the Xilinx Spartan6 FPGA circuit XC6SLX25. The configured logic performs: | The core of the Digital Discovery is the Xilinx Spartan6 FPGA circuit XC6SLX25. The configured logic performs: | ||
Line 255: | Line 255: | ||
---- | ---- | ||
- | ====== 8. Accessories | + | ===== 8. Accessories ===== |
The Digital Discovery package includes; | The Digital Discovery package includes; | ||
Line 271: | Line 271: | ||
---- | ---- | ||
- | ====== 9. Features and Performances | + | ===== 9. Features and Performances ===== |
This chapter shows the features and performances as described in the Digital Discovery Datasheet. Footnotes add detailed information and annotate the HW description in this Manual. | This chapter shows the features and performances as described in the Digital Discovery Datasheet. Footnotes add detailed information and annotate the HW description in this Manual. |