Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
programmable-logic:nexys-video:start [2022/03/28 20:54] – Update xilinx links Arthur Brown | programmable-logic:nexys-video:start [2023/12/05 00:04] (current) – [Tutorials] Arthur Brown | ||
---|---|---|---|
Line 5: | Line 5: | ||
| Store Page = https:// | | Store Page = https:// | ||
| Manual = [[reference-manual]] | | Manual = [[reference-manual]] | ||
- | | Support = https:// | + | | Support = https:// |
| Title = Nexys Video | | Title = Nexys Video | ||
| Subtitle = Artix-7 FPGA | | Subtitle = Artix-7 FPGA | ||
Line 19: | Line 19: | ||
| Internal clock = 450MHz+ | | Internal clock = 450MHz+ | ||
| Transceivers = 3.75Gbps GTP transceivers | | Transceivers = 3.75Gbps GTP transceivers | ||
- | | DDR3 = 512MB 800MHz | + | | DDR3 = 512MB 800MT/s |
| Quad-SPI Flash = 32MB | | Quad-SPI Flash = 32MB | ||
| Ethernet = 10/100/1000 PHY w/ \\ included unique MAC address | | Ethernet = 10/100/1000 PHY w/ \\ included unique MAC address | ||
Line 43: | Line 43: | ||
===== Documentation ===== | ===== Documentation ===== | ||
{{topic> | {{topic> | ||
+ | |||
+ | **Note:** //Xilinx software tools are not available for download in some countries. Prior to purchasing the Nexys Video, please check the supporting software' | ||
---- | ---- | ||
Line 55: | Line 57: | ||
* [[learn/ | * [[learn/ | ||
* Digilent Pmod IPs can be used to control connected Pmods from baremetal software. | * Digilent Pmod IPs can be used to control connected Pmods from baremetal software. | ||
- | * It should be noted that not all Pmods are supported and that Pmod IPs are only supported in versions of Vivado 2019.1 and newer. | + | * It should be noted that not all Pmods are supported and that Pmod IPs are only supported in versions of Vivado 2019.1 and older. |
* [[learn/ | * [[learn/ | ||
* [[learn/ | * [[learn/ | ||
* [[learn/ | * [[learn/ | ||
+ | |||
+ | * [[https:// | ||
+ | * The user Viktor Nikolov posted a tutorial on the Digilent Forum showing an alternate architecture for clocking the DDR interface for Digilent boards when using MicroBlaze. It works around several errors that may occur in other guides linked here. | ||
---- | ---- | ||
===== Example Projects ===== | ===== Example Projects ===== | ||
{{topic> | {{topic> | ||
+ | |||
+ | * [[./ | ||
---- | ---- | ||
Line 79: | Line 86: | ||
* [[learn: | * [[learn: | ||
* [[learn: | * [[learn: | ||
+ | * {{https:// | ||
* {{/ | * {{/ | ||
* {{: | * {{: |