Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revision | |||
programmable-logic:arty-s7:reference-manual [2023/02/10 12:32] – external edit 127.0.0.1 | programmable-logic:arty-s7:reference-manual [2023/06/22 21:10] (current) – Arthur Brown | ||
---|---|---|---|
Line 29: | Line 29: | ||
* Programmable over JTAG and Quad-SPI Flash | * Programmable over JTAG and Quad-SPI Flash | ||
* **Memory** | * **Memory** | ||
- | * 256MB DDR3L with a 16-bit bus @ 650MHz | + | * 256MB DDR3L with a 16-bit bus @ 325MHz (650 MT/s) |
* 16MB Quad-SPI Flash | * 16MB Quad-SPI Flash | ||
* **Power** | * **Power** | ||
Line 211: | Line 211: | ||
| **Setting** | | **Setting** | ||
| Memory type | DDR3 SDRAM | | | Memory type | DDR3 SDRAM | | ||
- | | Max. clock period | + | | Max. clock period |
| Memory part | MT41K128M16XX-15E | | Memory part | MT41K128M16XX-15E | ||
| Memory Voltage | | Memory Voltage |