Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
learn:programmable-logic:tutorials:use-flip-flops-to-build-a-clock-divider:start [2016/07/22 19:47] – [D Flip-flop (D-FF)] Martha | learn:programmable-logic:tutorials:use-flip-flops-to-build-a-clock-divider:start [2023/04/18 16:06] (current) – [Prerequisites] Martha | ||
---|---|---|---|
Line 1: | Line 1: | ||
====== Use Flip-flops to Build a Clock Divider ====== | ====== Use Flip-flops to Build a Clock Divider ====== | ||
+ | A flip-flop is an edge-triggered memory circuit. In this project, we will implement a flip-flop behaviorally using Verilog, and use several flip-flops to create a clock divider that blinks LEDs. | ||
+ | \\ | ||
+ | \\ | ||
< | < | ||
- | <a href="https:// | + | <a href="/ |
</ | </ | ||
\\ | \\ | ||
- | A flip-flip is an edge-triggered memory circuit. In this project, we will implement a flip-flop behaviorally using Verilog, and use several flip-flops to create \\ a clock divider that blinks LEDs. | + | |
===== Prerequisites ==== | ===== Prerequisites ==== | ||
* Have the Xilinx ISE WebPACK installed. | * Have the Xilinx ISE WebPACK installed. | ||
- | * Set up your FPGA board. | + | * Set up your [[https:// |
* Be able to describe a digital circuit using logic operators. | * Be able to describe a digital circuit using logic operators. | ||
* Be able to write test bench and simulate circuits using ISim. | * Be able to write test bench and simulate circuits using ISim. | ||
Line 15: | Line 18: | ||
==== Software ==== | ==== Software ==== | ||
* <wrap todo> | * <wrap todo> | ||
- | * [[reference/software/adept/start]] | + | * [[software:adept:start]] |
==== Hardware ==== | ==== Hardware ==== | ||
- | * Xilinx ISE compatible board such as [[[[reference/ | + | * Xilinx ISE compatible board such as [[programmable-logic:nexys-4:start]], [[programmable-logic:nexys-3:start]], [[programmable-logic:nexys-2:start]], [[programmable-logic:basys-3:start]], or [[programmable-logic:basys-2:start]] |
Line 24: | Line 27: | ||
===== D Flip-flop (D-FF) ===== | ===== D Flip-flop (D-FF) ===== | ||
+ | A D flip-flop (D-FF) is one of the most fundamental memory devices. A D-FF typically has three inputs: a data input that defines the next state, a timing control \\ input that tells the flip-flop exactly when to " | ||
+ | \\ | ||
+ | \\ | ||
< | < | ||
- | <a href="https:// | + | <a href="/ |
</ | </ | ||
\\ | \\ | ||
- | A D flip-flop (D-FF) is one of the most fundamental memory devices. A D-FF typically has three inputs: a data input that defines the next state, a timing control \\ input that tells the flip-flop exactly when to " | ||
{{ : | {{ : | ||
Line 267: | Line 272: | ||
- Can you add two switches to control how fast the LED blinks: Say, if switch[1:0] is 0, LED blink frequency is 0.745 Hz; if switch[1:0] is 1, LED blink frequency is 1.49 Hz; if switch[1:0] is 2, LED blink frequency is 2.98 Hz; if switch[1:0] is 3, LED blink frequency is 5.96 Hz. | - Can you add two switches to control how fast the LED blinks: Say, if switch[1:0] is 0, LED blink frequency is 0.745 Hz; if switch[1:0] is 1, LED blink frequency is 1.49 Hz; if switch[1:0] is 2, LED blink frequency is 2.98 Hz; if switch[1:0] is 3, LED blink frequency is 5.96 Hz. | ||
- | {{tag> | + | {{tag> |