Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
learn:programmable-logic:tutorials:nexys-4-ddr-xadc-demo:start [2017/04/28 20:26] – [1. Generate the Project] Andrew Holzer | learn:programmable-logic:tutorials:nexys-4-ddr-xadc-demo:start [2024/04/16 17:22] (current) – [Overview] James Colvin | ||
---|---|---|---|
Line 5: | Line 5: | ||
===== Overview ===== | ===== Overview ===== | ||
+ | <WRAP center round tip 80%> | ||
+ | The Nexys 4 DDR was rebranded as the Nexys A7 starting with Revision D starting in 2018. Updated releases of this particular demo project, usable by all versions of both the Nexys 4 DDR and the Nexys A7 can be found in the [[/ | ||
+ | </ | ||
+ | |||
+ | ==== Description ==== | ||
+ | |||
+ | This simple XADC Demo project demonstrates a simple usage of the Nexys-4DDR' | ||
+ | XADC port capability. The behavior is as follows: | ||
+ | |||
+ | * The 16 User LEDs increment from right to left as the voltage difference on the selected XADC pins gets larger. | ||
+ | * The two seven segment displays show the voltage difference on the AD11, AD10, AD2, AD3 pins in volts. | ||
+ | * sw0 and sw1 select which channel to read from | ||
+ | |||
==== Features Used ==== | ==== Features Used ==== | ||
Line 26: | Line 39: | ||
^ Temperature sensor | ^ Temperature sensor | ||
^ 10/100 Ethernet PHY | ^ 10/100 Ethernet PHY | ||
- | |||
- | ==== Description ==== | ||
- | |||
- | This simple XADC Demo project demonstrates a simple usage of the Nexys-4DDR' | ||
- | XADC port capability. The behavior is as follows: | ||
- | |||
- | * The 16 User LEDs increment from right to left as the voltage difference on the selected XADC pins gets larger. | ||
- | * The two seven segment displays show the voltage difference on the AD11, AD10, AD2, AD3 pins in volts. | ||
- | * sw0 and sw1 select which channel to read from | ||
=== Extra Notes === | === Extra Notes === | ||
A version of the project has been ported to ISE 14.7. The project file can be found {{: | A version of the project has been ported to ISE 14.7. The project file can be found {{: | ||
+ | |||
------- | ------- | ||
Line 53: | Line 58: | ||
* **Nexys 4 DDR Support Files** | * **Nexys 4 DDR Support Files** | ||
* These files will describe GPIO interfaces on your board and make it easier to select your FPGA board and add GPIO IP blocks. | * These files will describe GPIO interfaces on your board and make it easier to select your FPGA board and add GPIO IP blocks. | ||
- | * Follow the Wiki guide: [[vivado: | + | * Follow the Wiki guide: [[vivado: |
----- | ----- | ||
===== Downloads ===== | ===== Downloads ===== | ||
- | Nexys 4 DDR Support Repository -- [[https:// | + | Nexys 4 DDR Support Repository -- [[https:// |
------- | ------- | ||
- | ===== How to... ===== | ||
+ | ===== Download and Launch the Nexys 4 DDR XADC Demo ===== | ||
+ | >Follow the [[: | ||
- | ==== 1. Generate | + | ===== Using the Nexys 4 DDR XADC Demo ===== |
- | >1.1) Download | + | ==== 1. Applying a Voltage to the XADC Port ==== |
- | >1.2) Generate the **XADC** project by following this guide before continuing: [[vivado: | ||
- | |||
- | ==== 2. Build the Project ==== | ||
- | |||
- | >2.1) Click **Generate Bitstream** on the left hand menu towards the bottom. Vivado will run through both Run Synthesis and Run Implementation before it generates the bitstream automatically. | ||
- | > | ||
- | >Note: If you want, you can click each step by itself in the order of **Run Synthesis**, | ||
- | > | ||
- | > | ||
- | |||
- | ==== 3. Program the Board ==== | ||
- | |||
- | >3.1) Once you have generated your bit file, Click on the hardware manager and connect to your board by choosing the local server option. | ||
- | > | ||
- | > | ||
- | |||
- | >3.2) Click program to load the project onto your Nexys 4 DDR. | ||
- | |||
- | ==== 4. Run the Project ==== | ||
- | |||
- | This portion will help you run the demo and observe all its features. | ||
- | |||
- | >4.1) Applying a voltage to the XADC port | ||
- | > | ||
>For this demo, the AD11P and AD11N pins are used on the JXADC header. We hooked up a signal generator to our pins. All of the other pins were grounded to avoid coupling. | >For this demo, the AD11P and AD11N pins are used on the JXADC header. We hooked up a signal generator to our pins. All of the other pins were grounded to avoid coupling. | ||
> | > | ||
Line 97: | Line 80: | ||
- | >4.2) Seven Segment Display and LEDs | + | ==== 2. 7-Segment Display and LEDs ==== |
> | > | ||
>The 7-Segment display shows the current voltage across the selected xadc pins. The LEDs turn on from right to left as the input voltage increases. | >The 7-Segment display shows the current voltage across the selected xadc pins. The LEDs turn on from right to left as the input voltage increases. | ||
Line 103: | Line 86: | ||
> | > | ||
- | >4.3) Selecting a channel | + | ==== 3. Selecting a Channel ==== |
- | > | + | |
- | > | + | > |
- | > | + | |
- | {{tag> | + | {{tag> |