Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
learn:programmable-logic:tutorials:arty-pmod-vga-demo:start [2017/10/23 21:12] – Arthur Brownlearn:programmable-logic:tutorials:arty-pmod-vga-demo:start [2023/05/22 18:27] (current) – Arthur Brown
Line 1: Line 1:
- +====== Arty A7 Pmod VGA Demo (Redirect) ====== 
-====== Arty Pmod VGA Demo ====== +~~NOSEMANTIC~~ 
- +~~REDIRECT>/programmable-logic/arty-a7/demos/pmod-vga~~ 
-{{:learn:programmable-logic:tutorials:arty-pmod-vga-demo:arty-pmod-vga-connect.png?500|}} +{{tag>redirect}}
- +
-===== Overview ===== +
-==== Features Used ==== +
- +
-|                                    ^ Not Used  ^ Used  ^ +
-^ 4 User Switches                    |  X        |       | +
-^ 4 User LEDs                        |  X        |       | +
-^ 4 User RGB LEDSs                   |  X        |       | +
-^ 4 User Push Buttons                |  X        |       | +
-^ 4 Pmod Connectors                  |           |  X    | +
-^ XADC Analog Input                  |  X        |       | +
-^ USB-UART Bridge                    |  X        |       | +
-^ Serial Flash for Application Data  |  X        |       | +
- +
- +
-==== Description ==== +
- +
-This simple VGA Demo project demonstrates usage of a Pmod VGA connected to the Arty's Pmod ports. The behavior is as follows: +
-  +
-  * A bouncing box and black, white, and multiple colors of bars are displayed on a connected VGA monitor. +
-  * The Pmod VGA is controlled by the Arty through Pmod ports JB and JC. +
-  * The screen resolution is configurable through HDL code. +
- +
------ +
-===== Prerequisites ===== +
- +
-===Hardware=== +
-  * **Arty FPGA board** +
-  * **Pmod VGA** +
-  * **Micro-USB cable** +
-  * **VGA monitor and cable** +
- +
-===Software=== +
-  * **Vivado Design Suite 2016.X**  +
-    * //Newer versions can be used, but the procedure may vary slightly// +
- +
- +
------ +
- +
-===== Downloads ===== +
- +
-Arty Pmod VGA Project Repository -- [[https://github.com/Digilent/Arty-Pmod-VGA/releases/download/v2016.4-2/Arty-Pmod-VGA-2016.4-2.zip|ZIP Archive]] [[https://github.com/Digilent/Arty-Pmod-VGA|GIT Repo]] +
- +
------- +
- +
-===== Download and Launch the Arty Pmod VGA Demo ===== +
- +
->1) Follow the [[:learn:programmable-logic:tutorials:github-demos:start|Using Digilent Github Demo Projects]] Tutorial. This is an HDL design project, and as such does not support Vivado SDK, select the tutorial options appropriate for a Vivado-only design. Return to this guide when prompted to check for additional hardware requirements and setup. +
- +
->2) Once you have generated your bit file, make sure that you have your Pmod VGA plugged into your Arty's Pmod ports JB and JC. Use a VGA cable to connect the Pmod VGA to your monitor's VGA port. Return to the Github Projects Tutorial to finish programming your board. +
- +
-===== Using the Arty Pmod VGA Demo ===== +
- +
-==== 1. View Results ==== +
- +
->The VGA monitor will display a set of colored, black, and white bars, along with a moving box, as shown below. You may need to adjust the settings of your monitor to properly align the demo image. +
-> +
->{{:learn:programmable-logic:tutorials:arty-pmod-vga-demo:arty-pmod-vga-test-pattern.png?direct&500|}} +
- +
-==== 2. Changing the resolution ==== +
- +
->You may want to change the display resolution if your VGA monitor does not support 1080p, or you want to modify the demo for a specific application. +
-> +
->To select a different display resolution, select the appropriate set of Sync Generation constants for your target resolution from the list starting at line 47 of **top.vhd**. Uncomment the ten corresponding constants, **FRAME_WIDTH** through **V_POL**, and comment the default versions of those same constants. The default resolution is 1920x1080 @ 60Hz. +
-> +
->Next select **Project Manager** in the Flow Navigator. In the **Hierarchy** tab of the Sources box, expand **top** under Design Sources and double click on **clk_div_inst**. Change the clk_out1 Requested frequency - circled in red below - to the required pxl_clk frequency specified in the selected resolution's Sync Generation comment block. Select **Ok**, then **Generate** in the Generate Output Products dialog that pops up. To reprogram your board with the new hardware, return to Step 2. +
-> +
->{{:learn:programmable-logic:tutorials:arty-pmod-vga-demo:arty-pmod-vga-change-clock.png?500|}} +
- +
-{{tag>learn programmable-logic project arty pmodvga}}+