This is an old revision of the document!


http://artyboard.com

artyboard.com

Arty Resource Center

Welcome to the resource center for Arty!

Here you will find all the reference materials that Digilent has created for this board, as well as links to any external content we have tracked down. If you are interested in purchasing Arty, visit the product page on our main website:FIXME

Documentation

  • SchematicFIXME
    • PDF Schematic of the PCB generated by Altium
  • Reference ManualWiki
    • Technical description of the ARTY and all of its features. The Wiki page may contain more up-to-date information than the PDF.

Design Resources

  • Vivado Board FilesZIP
    • Installing the 7 Series Vivado Board Files allows you to create Vivado projects that directly target the ARTY hardware
  • Master XDCZIP
    • This file defines the pin constraints for every device on the ARTY for Vivado designs.
  • Xilinx Memory Interface Generator (MIG) ProjectZIP
    • This package contains the files needed to properly configure a Xilinx MIG component so that it works with the onboard DDR3.

Tutorials

  • Getting Started GuideFIXME
    • Great starting point for new Arty owners. Includes the kit contents, instructions for running the out of box demo, and instructions for building a simple design.
  • Getting Started with MicroblazeFIXME
    • Follow this tutorial to learn how to create a Microblaze soft-core processor design on Arty.
  • Getting Started with Microblaze ServersWiki
    • A more advanced Microblaze tutorial, this guide demonstrates how to run an echo server on Arty.

Reference Projects

  • General I/O DemoWiki
    • Basic demo that uses the onboard switches, buttons, leds, and UART
  • XADC DemoFIXME
    • Basic demo that shows a simple implementation with the Artix-7 XADC
  • Microblaze Base System DesignZIP
    • This Vivado IP Integrator project implements a Microblaze system with cores that communicate with all of the peripherals on the Arty.
    • FIXME-Currently this project uses about 1000 LUTs too many after optimization. Need to try messing with the MB core and Mem interconnect, which use a lot of LUTs. The MIG uses ~5000, but unfortunately it does not appear possible to optimize this down.