Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revisionLast revisionBoth sides next revision | ||
programmable-logic:genesys-zu:start [2022/02/17 19:41] – ↷ Links adapted because of a move operation Arthur Brown | programmable-logic:genesys-zu:start [2023/02/28 18:06] – added note on the software checking James Colvin | ||
---|---|---|---|
Line 6: | Line 6: | ||
| Manual = [[reference-manual]] | | Manual = [[reference-manual]] | ||
| Getting Started = [[getting-started]] | | Getting Started = [[getting-started]] | ||
- | | Support = https:// | + | | Support = https:// |
| Title = Genesys ZU | | Title = Genesys ZU | ||
| Subtitle = Zynq Ultrascale+ MPSoC Development Board | | Subtitle = Zynq Ultrascale+ MPSoC Development Board | ||
Line 94: | Line 94: | ||
* {{ : | * {{ : | ||
* {{ : | * {{ : | ||
- | * [[https://www.xilinx.com/ | + | * [[https://docs.xilinx.com/ |
+ | |||
+ | **Note:** //Xilinx software tools are not available for download in some countries. Prior to purchasing the Genesys ZU, please check the supporting software' | ||
---- | ---- | ||
===== Guides ===== | ===== Guides ===== | ||
- | * [[vivado:installing-vivado:start|]] | + | * [[programmable-logic/ |
* **Note:** //When installing Vivado, make sure to include support for Zynq Ultrascale+ parts.// | * **Note:** //When installing Vivado, make sure to include support for Zynq Ultrascale+ parts.// | ||
- | * [[vivado:getting-started-with-ipi:start|]] | + | * [[programmable-logic/ |
* **Note:** //This guide was originally written for non-Ultrascale Zynq boards and boards using Microblaze. The flow for Ultrascale Zynq is largely the same as non-Ultrascale Zynq. The "Zynq Ultrascale+ MPSoC" IP core should be used in place of the "ZYNQ7 Processing System"// | * **Note:** //This guide was originally written for non-Ultrascale Zynq boards and boards using Microblaze. The flow for Ultrascale Zynq is largely the same as non-Ultrascale Zynq. The "Zynq Ultrascale+ MPSoC" IP core should be used in place of the "ZYNQ7 Processing System"// | ||