Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
programmable-logic:cora-z7:start [2021/10/27 23:32] – Arthur Brownprogrammable-logic:cora-z7:start [2023/08/29 23:06] (current) – ↷ Links adapted because of a move operation Arthur Brown
Line 5: Line 5:
 | Store Page = https://digilent.com/shop/cora-z7-zynq-7000-single-core-and-dual-core-options-for-arm-fpga-soc-development/ | Store Page = https://digilent.com/shop/cora-z7-zynq-7000-single-core-and-dual-core-options-for-arm-fpga-soc-development/
 | Manual = [[reference-manual]] | Manual = [[reference-manual]]
-| Support = http://forum.digilentinc.com+| Support = http://forum.digilent.com
 | Title = Cora Z7   | Title = Cora Z7  
 | Subtitle = Zynq for Hobbyists and Makers | Subtitle = Zynq for Hobbyists and Makers
Line 18: Line 18:
 | Bullet = Programmable from JTAG and microSD card  | Bullet = Programmable from JTAG and microSD card 
 | Header = Key FPGA Specifications | Header = Key FPGA Specifications
-| Part Number = XC7Z010-1CLG400 \\ (XC7Z007S-1CLG400*) +| Part Number = XC7Z007S-1CLG400 \\ (XC7Z010-1CLG400*) 
-| Logic Slices = 4,400 (3,600*) +| Logic Slices = 3,600 (4,400*) 
-| 6-input LUTs =  17,600 (14,400*) +| 6-input LUTs =  14,400 (17,600*) 
-| Flip-Flops = 35,200 (28,800*) +| Flip-Flops = 28,800 (35,200*) 
-| Block RAM = 270 KB (225 KB*) +| Block RAM = 225 KB (270 KB*) 
-| DSP Slices = 80 (66*)+| DSP Slices = 66 (80*)
 | Clock Resources = Zynq PLL with 4 outputs \\ 2 PLLs \\ 2 MMCMs \\ 125 MHz external clock | Clock Resources = Zynq PLL with 4 outputs \\ 2 PLLs \\ 2 MMCMs \\ 125 MHz external clock
 | Internal ADC = Dual-channel, 1 MSPS | Internal ADC = Dual-channel, 1 MSPS
-| Bullet = (*Z7-07S variant value in parentheses where different)+| Bullet = (*Z7-10 variant value in parentheses where different)
 | Header = Connectivity and On-board I/O | Header = Connectivity and On-board I/O
 | USB = USB-UART \\ USB-JTAG Programmer \\ USB Host | USB = USB-UART \\ USB-JTAG Programmer \\ USB Host
Line 50: Line 50:
  ===== Documentation =====  ===== Documentation =====
 {{topic>cora-z7 +doc -legacy}} {{topic>cora-z7 +doc -legacy}}
 +
 +**Note:** //Xilinx software tools are not available for download in some countries. Prior to purchasing the Cora Z7, please check the supporting software's availability, as it is required for the board's use.//
 +
  
 ---- ----
 ===== Tutorials ===== ===== Tutorials =====
 +
   * [[programmable-logic:guides:installing-vivado-and-vitis]]   * [[programmable-logic:guides:installing-vivado-and-vitis]]
     * Walks through installing Vivado and Vitis, the development environments used to create hardware and software applications targeting Digilent FPGA development boards.     * Walks through installing Vivado and Vitis, the development environments used to create hardware and software applications targeting Digilent FPGA development boards.
Line 59: Line 63:
   * [[programmable-logic:guides:getting-started-with-vivado]]   * [[programmable-logic:guides:getting-started-with-vivado]]
     * Walks through using Vivado to create a simple design that blinks a single LED.     * Walks through using Vivado to create a simple design that blinks a single LED.
- +  * [[learn/programmable-logic/tutorials/pmod-ips/start]] 
---> Legacy Xilinx Tools Tutorials # +    * Digilent Pmod IPs can be used to control connected Pmods from baremetal software. 
- +    * It should be noted that not all Pmods are supported and that Pmod IPs are only supported in versions of Vivado 2019.1 and older. 
-The following guides support Vivado and Xilinx SDK. Check the individual guides for information on which versions of these tools they support. +  * [[programmable-logic/guides/zynq-baremetal-boot]] 
- +  * [[programmable-logic:guides:zynq-servers]]
-  * [[learn/programmable-logic/tutorials/pmod-ips/2018.2]] +
-  * [[vivado/getting-started-with-ipi/2018.2]] +
-  * [[vivado/getting_started/2018.2]] +
-  * [[programmable-logic/guides/installing-vivado-and-sdk]] +
- +
-<--+
  
 ---- ----
 ===== Example Projects ===== ===== Example Projects =====
  
-=== Demos Supporting Vivado and Vitis 2020.1 ===+=== Demos Supporting Vivado and Vitis 2022.1 ===
   * [[./demos/pmod-vga]]   * [[./demos/pmod-vga]]
   * [[./demos/basic-io]]   * [[./demos/basic-io]]
Line 84: Line 82:
 ===== Additional Resources =====  ===== Additional Resources ===== 
  
 +  * {{https://files.digilent.com/resources/programmable-logic/cora-z7/SoV-Cora-Z7.pdf|Statement of Volatility}}
 {{topic>cora-z7 +additional-resource -legacy}} {{topic>cora-z7 +additional-resource -legacy}}
  
Line 89: Line 88:
 ---- ----
  
-{{tag>programmable-logic programmable-logic-start cora-z7 resource-center}}+{{tag>programmable-logic cora-z7 resource-center}}