Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
Last revisionBoth sides next revision
basys3:refmanual [2015/03/04 00:03] – [Software--The first Vivado Design Suite Exclusive:] brandon marcumbasys3:refmanual [2018/03/12 19:00] – [Pmod Ports] Martha
Line 34: Line 34:
   * 5 user pushbuttons   * 5 user pushbuttons
   * 4-digit 7-segment display    * 4-digit 7-segment display
-  * Three Pmod connectors +  * Three Pmod ports
   * Pmod for XADC signals   * Pmod for XADC signals
   * 12-bit VGA output    * 12-bit VGA output
Line 72: Line 72:
 {{ :basys3-powerblockdiagram.png?nolink |}} {{ :basys3-powerblockdiagram.png?nolink |}}
  
-The Basys3 board can receive power from the Digilent USB-JTAG port (J4) or from a 5 volt external power supply (not included). Jumper JP3 (near the power switch) determines which source is used. +The Basys3 board can receive power from the Digilent USB-JTAG port (J4) or from a 5 volt external power supply (not included). Jumper JP2 (near the power switch) determines which source is used. 
  
  
Line 354: Line 354:
  
  
-====Pmod Connectors ====+====Pmod Ports ====
  
 {{ :basys3_pmod_connectors.png?nolink |}} {{ :basys3_pmod_connectors.png?nolink |}}
  
-A major change from the Basys2 to the Basys3 is the addition of double row Pmod Connectors.  + 
-Digilent produces a large collection of Pmod (Peripheral Module) accessory boards that can attach to the expantion connectors to add ready-made functions such as A/D's, D/A's, motor drivers, sensors, displays, and many other functions. These ports can be used as simple expansion ports, since all of the pin-outs correspond to pins on the FPGA. +A major change from the Basys2 to the Basys3 is the addition of double row Pmod ports.  
 +Digilent produces a large collection of Pmod (Peripheral Module) accessory boards that can attach to the expansion ports to add ready-made functions such as A/D's, D/A's, motor drivers, sensors, displays, and many other functions. These ports can be used as simple expansion ports, since all of the pin-outs correspond to pins on the FPGA. 
  
 {{ :basys3-pmod_connector.png?nolink |}} {{ :basys3-pmod_connector.png?nolink |}}
  
-The Pmod connectors are arranged in a 2x6 right-angle, and are 100-mil female connectors that mate with standard 2x6 pin headers. Each 12-pin Pmod connector provides two 3.3V VCC signals (pins 6 and 12), two Ground signals (pins 5 and 11), and eight logic signals, as shown in Fig 20. The VCC and Ground pins can deliver up to 1A of current. Pmod data signals are not matched pairs, and they are routed using best-available tracks without impedance control or delay matching. Pin assignments for the Pmod I/O connected to the FPGA are shown in the below table. +The Pmod ports are arranged in a 2x6 right-angle, and are 100-mil female connectors that mate with standard 2x6 pin headers. Each 12-pin Pmod ports provides two 3.3V VCC signals (pins 6 and 12), two Ground signals (pins 5 and 11), and eight logic signals, as shown in Fig 20. The VCC and Ground pins can deliver up to 1A of current. Pmod data signals are not matched pairs, and they are routed using best-available tracks without impedance control or delay matching. Pin assignments for the Pmod I/O connected to the FPGA are shown in the below table. 
  
-^ Pmod JA   ^ Pmod JB    ^ Pmod JC    ^ Pmod XDAC    ^+^ Pmod JA   ^ Pmod JB    ^ Pmod JC    ^ Pmod JXADC    ^
 | JA1: J1   | JB1: A14   | JC1: K17   | JXADC1: J3   | | JA1: J1   | JB1: A14   | JC1: K17   | JXADC1: J3   |
 | JA2: L2   | JB2: A16   | JC2: M18   | JXADC2: L3   | | JA2: L2   | JB2: A16   | JC2: M18   | JXADC2: L3   |
Line 375: Line 376:
 | JA10: G3  | JB10: C16  | JC10: R18  | JXADC10: N1  | | JA10: G3  | JB10: C16  | JC10: R18  | JXADC10: N1  |
  
-:!://The signals in the table correspond to physical pins on the FPGA. These are used to create the net names for the FPGA. These should be available in the XDC file in Vivaddo.// +:!://The signals in the table correspond to physical pins on the FPGA. These are used to create the net names for the FPGA. These should be available in the XDC file in Vivado.//  
 + 
  
-{{ :basys3-pmodpinoutdiagram.png?nolink |}}+{{ :basys3:basys3-pinout.png?nolink |}}
  
 ---- ----
  
-=== Dual Analog/Digital Pmod (JAXC) ===+=== Dual Analog/Digital Pmod (JXADC) ===
  
-{{:basys3-pmodjaxc.png?nolink&300 |}} The on-board Pmod expansion connector labeled “JXADC” is wired to the auxiliary analog input pins of the FPGA. Depending on the configuration, this connector can be used to input differential analog signals to the analog-to-digital converter inside the Artix-7 (XADC). Any or all pairs in the connector can be configured either as analog input or digital input-output. +{{:basys3-pmodjaxc.png?nolink&300 |}} The on-board Pmod expansion port labeled “JXADC” is wired to the auxiliary analog input pins of the FPGA. Depending on the configuration, this port can be used to input differential analog signals to the analog-to-digital converter inside the Artix-7 (XADC). Any or all pairs in the port can be configured either as analog input or digital input-output. 
 The Dual Analog/Digital Pmod on the Basys3 differs from the rest in the routing of its traces. The eight data signals are grouped into four pairs, with the pairs routed closely coupled for better analog noise immunity. Furthermore, each pair has a partially loaded anti-alias filter laid out on the PCB. The filter does not have capacitors C33-C36. In designs where such filters are desired, the capacitors can be manually loaded by the user. The Dual Analog/Digital Pmod on the Basys3 differs from the rest in the routing of its traces. The eight data signals are grouped into four pairs, with the pairs routed closely coupled for better analog noise immunity. Furthermore, each pair has a partially loaded anti-alias filter laid out on the PCB. The filter does not have capacitors C33-C36. In designs where such filters are desired, the capacitors can be manually loaded by the user.