Open CV Workshop from Ritsumeikan University

Recently the Ritsumeikan University VLSI Center held an OpenCV image processing workshop with FPGA
and automatic driving contest exchange meeting. The workshop was primarily aimed at people who wanted to acquire high-level synthesis, image processing, and pipeline design through Xilinx FPGA. The workshop used Digilent Embedded Vision Bundle consisting of Zybo Z7 powered Xilinx Zynq SoC and Pcam 5C 5MP camera sensor.

Professor Izumi, who ran the workshop, was inspired to host this training after attending the Embedded Vision workshop sponsored by Digilent, Avnet and Xilinx. He wanted to help other academia in the area learn about the latest embedded vision.

The workshop went further in depth, teaching attendees how to use OpenCV and Digilent embedded vision bundle to build the embedded vision applications. It was suited for both hardware designers and software developers, with 40 attendees in total.

It is exciting to see professors taking material a step further and widening the audience, and we are looking forward to what people create with embedded vision!

Author

  • Miranda Hansen

    I enjoy creative writing, engineering, thinking, building, exploring and sharing with people. Huge aficionado of spending time thinking about things that “don’t matter.” I am very interested in unconstrained creativity. I love cross-discipline ideas and all of their integration into complete original systems. And I like things that do things.

Be the 1st to vote.

About Miranda Hansen

I enjoy creative writing, engineering, thinking, building, exploring and sharing with people. Huge aficionado of spending time thinking about things that “don’t matter.” I am very interested in unconstrained creativity. I love cross-discipline ideas and all of their integration into complete original systems. And I like things that do things.

View all posts by Miranda Hansen →

One Comment on “Open CV Workshop from Ritsumeikan University”

Leave a Reply

Your email address will not be published. Required fields are marked *