

Analog and Digital I/O

User's Guide

Document Revision 7A December 2012 © Copyright 2012



Trademark and Copyright Information

Measurement Computing Corporation, InstaCal, Universal Library, and the Measurement Computing logo are either trademarks or registered trademarks of Measurement Computing Corporation. Refer to the Copyrights & Trademarks section on <u>mccdaq.com/legal</u> for more information about Measurement Computing trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies.

© 2012 Measurement Computing Corporation. All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form by any means, electronic, mechanical, by photocopying, recording, or otherwise without the prior written permission of Measurement Computing Corporation.

Notice

Measurement Computing Corporation does not authorize any Measurement Computing Corporation product for use in life support systems and/or devices without prior written consent from Measurement Computing Corporation. Life support devices/systems are devices or systems that, a) are intended for surgical implantation into the body, or b) support or sustain life and whose failure to perform can be reasonably expected to result in injury. Measurement Computing Corporation products are not designed with the components required, and are not subject to the testing required to ensure a level of reliability suitable for the treatment and diagnosis of people.

Table of Contents

Preface	
About this User's Guide	
What you will learn from this user's guide	
Conventions in this user's guide	
Where to find more information	5
Chapter 1	
Introducing the PCI-DAS6052	
Overview: PCI-DAS6052 features	
Chapter 2 Installing the PCI-DAS6052	7
What comes with your PCI-DAS6052 shipment?	
Hardware Documentation	
Optional components	
Unpacking the PCI-DAS6052	8
Installing the software	
Installing the hardware	
Configuring the hardware	
Differential input mode	
Single-ended input mode Non-referenced single-ended input mode	
DAQ-Sync configuration	
Signal connections	
SCSI connector	
DAQ-Sync connector	
Field wiring, signal termination and conditioning	14
Chapter 3 Functional Details	
Basic architecture	
Auxiliary input & output interface	
DAQ-Sync signals	
DAQ signal timing	
SCANCLK signal A/D START TRIGGER signal	
A/D STOP TRIGGER signal	
STARTSCAN signal	
SSH signal A/D CONVERT signal	
A/D PACER GATE signal	
A/D EXTERNAL TIME BASE signal	
A/D STOP signal ATRIG signal	
Waveform generation timing signals	
D/A START TRIGGER signal	
D/A CONVERT signal	
D/A EXTERNAL TIME BASE signal	
General-purpose counter signal timing CTR1 CLK signal	
CTR1 GATE signal	
CTR1 OUT signal	
CTR2 CLK signal CTR2 GATE signal	
CTR2 OUT signal	

Chapter 4 Calibrating the Board	31
Introduction	
Calibration theory	
Chapter 5 Specifications	33
Analog input Accuracy Settling time Parametrics Noise performance	
Analog output Analog output pacing and triggering Analog output external reference input (D/A EXTREF)	
Analog trigger	
Analog I/O calibration	
Digital I/O	
Interrupts	40
Counters	40
Configurable AUXIN<5:0>, AUXOUT<2:0> external trigger/clocks	41
DAQ-Sync inter-board triggers/clocks	42
Power consumption	
Environmental	
Mechanical	42
DAQ-Sync connector	42
SCSI connector	43
Declaration of Conformity	46

About this User's Guide

What you will learn from this user's guide

This user's guide describes the Measurement Computing PCI-DAS6052 data acquisition device and lists device specifications.

Conventions in this user's guide

For more information				
Text present	ed in a box signifies additional information related to the subject matter.			
Caution!	Shaded caution statements present information to help you avoid injuring yourself and others, damaging your hardware, or losing your data.			
bold text	Bold text is used for the names of objects on a screen, such as buttons, text boxes, and check boxes.			

italic text Italic text is used for the names of manuals and help topic titles, and to emphasize a word or phrase.

Where to find more information

Additional information about PCI-DAS6052 hardware is available on our website at <u>www.mccdaq.com</u>. You can also contact Measurement Computing Corporation by phone, fax, or email with specific questions.

- Phone: 508-946-5100 and follow the instructions for reaching Tech Support
- Fax: 508-946-9500 to the attention of Tech Support
- Email: <u>techsupport@mccdaq.com</u>
- Knowledgebase: <u>kb.mccdaq.com</u>

If you need to program at the register level in your application, refer to the *STC Register Map for the PCI-DAS6000 Series*. This document is available at <u>www.mccdaq.com/registermaps/RegMapSTC6000.pdf</u>.

Introducing the PCI-DAS6052

Overview: PCI-DAS6052 features

This manual explains how to install and use the PCI-DAS6052 board.

The PCI-DAS6052 board has eight lines of digital I/O, and two digital-to-analog outputs. It provides either eight differential or 16 single-ended analog inputs with 16-bit resolution. Input ranges are either bipolar or unipolar. Bipolar input ranges are $\pm 10V, \pm 5V, \pm 2.5V, \pm 1V, \pm 0.5V, \pm 0.25V, \pm 0.1V$ and $\pm 0.05V$. Unipolar input ranges are 0 to 10V, 0 to 5V, 0 to 2V, 0 to 1V, 0 to 0.5V, 0 to 0.2V and 0 to 0.1V. The input ranges are software-selectable.

The board has nine user-configurable trigger/clock/gate pins that are available at a 100-pin I/O connector. Six pins are configurable as inputs and three are configurable as outputs. Refer to Chapter 3 ("Functional Details") and Chapter 5 ("Specifications") for more information.

The PCI-DAS6052 provides triggering and synchronization capability. There are five trigger/strobes and a synchronizing clock provided on a 14-pin header. Refer to Chapter 2 ("Installing the Board") and Chapter 5 ("Specifications") for more information on these signals.

Interrupts can be generated by up to seven ADC sources and four DAC sources. Interrupt sources are listed in Chapter 5 ("Specifications").

The PCI-DAS6052 board contains an 82C54 counter chip, which consists of three 16-bit counters. Clock, gate, and output signals from two of the three counters are available on the 100-pin I/O connector. The third counter is used internally.

Installing the PCI-DAS6052

What comes with your PCI-DAS6052 shipment?

The following items are shipped with the PCI-DAS6052.

Hardware

PCI-DAS6052



Documentation

In addition to this hardware user's guide, you should also receive the *Quick Start Guide*. This booklet provides an overview of the MCC DAQ software you received with the device, and includes information about installing the software. Please read this booklet completely before installing any software or hardware.

Optional components

If you ordered any of the following products with your board, they should be included with your shipment.

Cables



Signal termination and conditioning accessories
 MCC provides signal termination products for use with the PCI-DAS6052. Refer to the "Field wiring, signal termination and conditioning" section on page 14 for a list of compatible accessory products.

Unpacking the PCI-DAS6052

As with any electronic device, you should take care while handling to avoid damage from static electricity. Before removing the PCI-DAS6052 from its packaging, ground yourself using a wrist strap or by simply touching the computer chassis or other grounded object to eliminate any stored static charge.

If any components are missing or damaged, notify Measurement Computing Corporation immediately by phone, fax, or e-mail:

- Phone: 508-946-5100 and follow the instructions for reaching Tech Support.
- Fax: 508-946-9500 to the attention of Tech Support
- Email: <u>techsupport@mccdaq.com</u>

For international customers, contact your local distributor. Refer to the International Distributors section on our web site at <u>www.mccdaq.com/International</u>.

Installing the software

Refer to the *Quick Start Guide* for instructions on installing the software on the MCC DAQ CD. This booklet is available in PDF at <u>www.mccdaq.com/PDFmanuals/DAQ-Software-Quick-Start.pdf</u>.

Installing the hardware

The PCI-DAS6052 board is completely plug-and-play. There are no switches or jumpers to set. Configuration is controlled by your system's BIOS. To install your board, follow the steps below.

Install the MCC DAQ software before you install your board

The driver needed to run your board is installed with the MCC DAQ software. Therefore, you need to install the MCC DAQ software before you install your board. Refer to the *Quick Start Guide* for instructions on installing the software.

- 1. Turn your computer off, open it up, and insert your board into any available PCI slot.
- 2. Close your computer and turn it on.

A dialog box pops up as the system loads indicating that new hardware has been detected. If the information file for this board is not already loaded onto your PC, you will be prompted for the disk containing this file. The MCC DAQ software contains this file. If required, insert the *Measurement Computing Data Acquisition Software* CD and click **OK**.

3. To test your installation and configure your board, run the InstaCal utility installed in the previous section. Refer to the Quick Start Guide that came with your board for information on how to initially set up and load InstaCal.

Allow your computer to warm up for at least 15 minutes before acquiring data with this board. The high speed components used on the board generates heat, and it takes this amount of time for a board to reach steady state if it has been powered off for a significant amount of time.

Configuring the hardware

All hardware configuration options on the PCI-DAS6052 are software controlled. You can select some of the configuration options using *Insta*Cal, such as the analog input configuration (16 single-ended or eight differential channels), the edge used for triggering when using an external pacer, and the source for the two independent counters. Once selected, any program that uses the Universal Library will initialize the hardware according to these selections.

Following is an overview of the available hardware configuration options for this board. There is additional general information regarding analog signal connection and configuration in the *Guide to Signal Connections* (available on our web site at <u>www.mccdaq.com/signals/signals.pdf</u>).

Differential input mode

When all channels are configured for differential input mode, eight analog input channels are available. In this mode, the input signal is measured with respect to the low input. The input signal is delivered through three wires:

- The wire carrying the signal to be measured connects to CH# IN HI.
- The wire carrying the reference signal connects to CH# IN LO.
- The third wire is connected to LLGND.

Differential input mode is the preferred configuration for applications in noisy environments, or when the signal source is referenced to a potential other than PC ground.

Single-ended input mode

When all channels are configured for single-ended input mode, 16 analog input channels are available. In this mode, the input signal is referenced to the board's signal ground (LLGND). The input signal is delivered through two wires:

- The wire carrying the signal to be measured connects to CH# IN HI.
- The second wire is connected to LLGND.

Non-referenced single-ended input mode

This mode is a compromise between differential and single-ended modes. It offers some of the advantages of each mode. Using non-referenced single-ended mode, you can still get noise rejection, but not the limitation in the number of channels resulting from a fully differential configuration. The possible downside is that the external reference input must be the same for every channel. It is equivalent to configuring the inputs for differential mode and then tying all of the low inputs together and using that mode as the reference input.

When configured for non-referenced single-ended input mode, 16 analog input channels are available. In this mode, each input signal is not referenced to the board's ground, but to a common reference signal (AISENSE). The input signal is delivered through three wires:

- The wire carrying the signal to measure connects to CH# IN HI.
- The wire carrying the reference signal connects to AISENSE.
- The third wire is connected to LLGND.

This mode is useful when the application calls for differential input mode but the limitation on channel count prevents it.

DAQ-Sync configuration

You can interconnect multiple boards in the PCI-DAS6000 series to synchronize data acquisition or data output. To do this, order and install a CDS-14-x cable at the DAQ-Sync connectors (P2) between the boards to be synchronized.

The "x" in the CDS-14-x part number specifies the number of connectors available on the cable, and therefore, the number of boards you can interconnect. Using a CDS-14-2, you can connect two PCI-DAS6000 series boards together for I/O synchronization. Using a CDS-14-3, you can synchronize three boards, and so on. You can connect up to five PCI-DAS6000 series boards. A CDS-14-3 cable is shown in Figure 3 on page 14.

By default, all DAQ-Sync connectors are configured as inputs (slave mode). In order to be useful, one board must be set through software to serve as the master, and the signal sources of the slave boards must be defined.

Signal connections

SCSI connector

Board connectors, cables, accessory equipment

Connector type	Shielded SCSI 100 D-type	
Compatible cables	C100HD50-x, unshielded ribbon cable. $x = 3$ or 6 feet	
	C100MMS-x, shielded round cable. $x = 1, 2, \text{ or } 3 \text{ meters}$	
Compatible accessory products	ISO-RACK16/P	
(with the C100HD50-x cable)	ISO-DA02/P	
	BNC-16SE	
	BNC-16DI	
	CIO-MINI50	
	CIO-TERM100	
	SCB-50	
Compatible accessory products	SCB-100	
(with the C100MMS-x cable)		

Signal Name	Pin		Pin	Signal Name
GND	100	••	50	GND
CTR2 OUT	99	••	49	AUXIN5 / A/D PACER GATE
CTR2 GATE	98	••	48	AUXIN4 / D/A START TRIGGER
CTR2 CLK	97	••	47	AUXIN3 / D/A UPDATE
GND	96	••	46	AUXIN2 / A/D STOP TRIGGER
CTR1 OUT	95	••	45	AUXIN1 / A/D START TRIGGER
CTR1 GATE	94	••	44	D/A EXTREF
CTR1 CLK	93	••	43	AUXIN0 / A/D CONVERT / ATRIG
DIO7	92	••	42	AUXOUT2 / SCANCLK
DIO6	91	••	41	AUXOUT1 / A/D PACER OUT
DIO5	90	••	40	AUXOUT0 / D/A PACER OUT
DIO4	89	••	39	PC +5 V
DIO3	88	••	38	D/A OUT1
DIO2	87	••	37	D/A GND
DIO1	86	••	36	D/A OUT 0
DIOO	85	••	35	AISENSE
n/c	84	••	34	n/c
n/c	83		33	n/c
n/c	82		32	n/c
n/c	81		31	n/c
n/c	80		30	n/c
n/c	79		29	n/c
n/c	78		28	n/c
n/c	77		27	n/c
	76		26	n/c
	75		25	n/c
	74		24	n/c
n/c	73		23	n/c
n/c	72		22	n/c
n/c	71		21	n/c
n/c	70		20	n/c
	69		19	n/c
n/c	68		18	LLGND
n/c	67	•••	17	CH7 IN LO
n/c	66	•••	16	CH7 IN HI
n/c	65	•••	15	CH6 IN LO
n/c	64		14	CH6 IN HI
	63		14	CH5 IN LO
n/c	62		12	CH5 IN HI
	61	••	11	CH3 IN HI CH4 IN LO
n/c	60	••	10	CH4 IN LO
	59	••	9	CH4 IN HI CH3 IN LO
	59	••	8	CH3 IN LO CH3 IN HI
<u>n/c</u>		••		
<u>n/c</u>	57	••	7	CH2 IN LO
<u>n/c</u>	56	••	6	CH2 IN HI
<u>n/c</u>	55	••	5	CH1 IN LO
	54	••	4	CH1 IN HI
	53	••	3	CH0 IN LO
n/c	52	••	2	CHO IN HI
n/c	51	••	1	LLGND

8-channel differential mode pinout

ignal Name	Pin		Pin	Signal Name
GND	100	「••	50	GND
CTR2 OUT	99	••	49	AUXIN5 / A/D PACER GATE
CTR2 GATE	98	••	48	AUXIN4 / D/A START TRIGGER
CTR2 CLK	97	••	47	AUXIN3 / D/A UPDATE
GND	96	••	46	AUXIN2 / A/D STOP TRIGGER
CTR1 OUT	95	••	45	AUXIN1 / A/D START TRIGGER
CTR1 GATE	94	••	44	D/A EXTREF
CTR1 CLK	93	••	43	AUXIN0 / A/D CONVERT / ATRIG
DIO7	92	••	42	AUXOUT2 / SCANCLK
DIO6	91	••	41	AUXOUT1 / A/D PACER OUT
DIO5	90	••	40	AUXOUT0 / D/A PACER OUT
DIO4	89	••	39	PC +5 V
DIO3	88	••	38	D/A OUT1
DIO2	87	• •	37	D/A GND
DIO1	86	••	36	D/A OUT 0
DIO0	85	••	35	AISENSE
n/c	84	••	34	n/c
n/c	83	••	33	n/c
n/c	82	••	32	n/c
n/c	81	••	31	n/c
n/c	80	••	30	n/c
n/c	79	••	29	n/c
n/c	78	••	28	n/c
n/c	77	••	27	n/c
n/c	76	••	_26	n/c
n/c	75	••	25	n/c
n/c	74	• •	_24	n/c
n/c	73	••	23	n/c
n/c	72	••	22	n/c
n/c	71	••	_21	n/c
n/c	70	••	20	n/c
<u>n/c</u>	69	••	19	n/c
<u>n/c</u>	68	••	18	
<u>n/c</u>	67	••	17	CH15 IN
<u>n/c</u>	66	••	16	CH7 IN CH14 IN
<u>n/c</u>	65 64	••	<u>15</u>	CH14 IN CH6 IN
n/c n/c	63	•••	14	CH0 IN CH13 IN
	62		12	CH5 IN
	61		11	CH3 IN CH12 IN
n/c	60		10	CH12 IN CH4 IN
n/c	59		9	CH11 IN
	58		8	CH3 IN
n/c	57		7	CH10 IN
	56		6	CH2 IN
n/c	55		5	CH2 IN CH9 IN
n/c	54		4	CH1 IN
	53		3	CH8 IN
n/c	52		2	CH0 IN
n/c	51	••	1	LLGND
	slot 1			

16-channel single-ended pinout

Cabling – main I/O connector




Figure 2-2. C100MMS-x cable

Details on these cables are available on our web site at <u>www.mccdaq.com/products/accessories.aspx</u>.


DAQ-Sync connector

DAQ-Sync connector and cable types

Connector type	14-pin right-angle 100 mil box header
Compatible cable	MCC p/n: CDS-14-x, 14 pin ribbon cable for board-to board DAQ-Sync connection; x = number of boards (Figure 3 shows a CDS-14-3 cable)

Signal Name	Pin	Pin	Signal Name
DS A/D START TRIGGER	1	 2	GND
DS A/D STOP TRIGGER	3	 4	GND
DS A/D CONVERT	5.	 6	GND
DS D/A UPDATE	7	 8	GND
DS D/A START TRIGGER	9	 10	GND
RESERVED	11	 12	GND
SYNC CLK	13	 14	GND

DAQ-Sync connector pinout (view from top)





Details on the this cable are available on our web site at www.mccdaq.com/products/accessories.aspx.

Field wiring, signal termination and conditioning

Screw terminal boards and BNC adapters

Use with the C100HD50-x cable:

- CIO-MINI50: 50-pin universal screw terminal accessory.
- CIO-TERM100: 16×4 screw terminal.
- SCB-50 50 conductor, shielded signal connection/screw terminal box provides two independent 50-pin connections.

Use with the C100MMS-x cable:

• SCB-100: 100 conductor, shielded signal connection/screw terminal box provides two independent 50-pin connections.

BNC connector boxes:

- BNC-16SE: 16-channel single-ended BNC connector box.
- BNC-16DI: Eight-channel differential BNC connector box.

Details on these products are available on our web site at <u>www.mccdaq.com/products/screw_terminal_bnc.aspx</u>.

ISO-5B module racks

Use with the C100HD50-x cable:

- ISO-RACK16/P: 16-channel isolation module mounting rack.
- ISO-DA02/P: Two-channel, 5B module rack.

Details on these products are available on our web site at <u>www.mccdaq.com/products/signal_conditioning.aspx</u>.

Functional Details

Basic architecture

Figure 4 on page 17 is a simplified block diagram of the PCI-DAS6052. This board provides all of the functional elements shown in the figure.

The System Timing and Control (STC) is the logical center for all DAQ, DIO, and DAC (if applicable) operations. It communicates over two major busses: a local bus and a memory bus.

The local bus carries digital I/O data and software commands from the PCI Bus Master. There are two Direct Memory Access (DMA) channels provided for data transfers to the PC.

Primarily, the memory bus carries A/D and D/A related data and commands. There are three buffer memories provided on the memory bus:

- The queue buffer (8K configuration memory) stores programmed channel numbers, gains, and offsets.
- The *ADC buffer* (8K FIFO [First In, First Out]) temporarily stores scanned and converted analog inputs.
- The *DAC 16K buffer* stores data to be output as analog waveforms.

Auxiliary input & output interface

The board's 100-pin I/O connector provides six software-selectable inputs, and three software-selectable outputs. The signals are user-configurable clocks, triggers and gates. Refer to the "DAQ signal timing" on page 18 for information about these signals and their timing requirements.

The following table lists all of the possible signals and the default signals you use on the nine pins.

I/О Туре	Signal Name	Function
AUXIN<5:0> sources	A/D CONVERT	External ADC Convert Strobe (default)
(SW selectable)	A/D TIMEBASE IN	External ADC Pacer Time Base
	A/D START TRIGGER	ADC Start Trigger (default)
	A/D STOP TRIGGER	ADC Stop Trigger (default)
	A/D PACER GATE	External ADC Gate (default)
	D/A START TRIGGER	DAC Trigger/Gate (default)
	D/A UPDATE	DAC Update Strobe (default)
	D/A TIMEBASE IN	External DAC Pacer Time Base
AUXOUT<2:0> sources	STARTSCAN	A pulse indicating the start of conversion.
(SW selectable)	SSH	An active signal that terminates at the start of the last conversion in a scan.
	A/D STOP	Indicates the end of a scan
	A/D CONVERT	ADC convert pulse (default)
	SCANCLK	Delayed version of ADC convert (default)
	CTR1 CLK	CTR1 clock source
	D/A UPDATE	D/A update pulse (default)
	CTR2 CLK	CTR2 clock source
	A/D START TRIGGER	ADC Start Trigger Out
	A/D STOP TRIGGER	ADC Stop Trigger Out
	A/D PACER GATE	External ADC gate
	D/A START TRIGGER	DAC Start Trigger Out
Default selections	AUXIN0	A/D CONVERT
summary	AUXIN1	A/D START TRIGGER
	AUXIN2	A/D STOP TRIGGER
	AUXIN3	D/A UPDATE
	AUXIN4	D/A START TRIGGER
	AUXIN5	A/D PACER GATE
	AUXOUT0	D/A UPDATE
	AUXOUT1	A/D CONVERT
	AUXOUT2	SCANCLK

Auxiliary I/O signals

DAQ-Sync signals

The DAQ-Sync hardware provides the capability of triggering or clocking up to four slave boards from a master board to synchronize data input and/or output.

The PCI-DAS6052 board provides the capability of inter-board synchronization between boards in the PCI-DAS6000 family. There are five trigger/strobes and a synchronizing clock provided on a 14-pin header. The following signals are available:

- DS A/D START TRIGGER
- DS A/D STOP TRIGGER
- DS A/D CONVERT
- DS D/A UPDATE
- DS D/A START TRIGGER
- SYNC CLK

Except for the SYNC CLK signal, the DAQ-Sync timing and control signals are a subset of the AUXIO signals available at the 100-pin I/O connector. These versions of the signals are used for board-to-board synchronization and have the same timing specifications as their I/O connector counterparts. Refer to "DAQ signal timing" on page 18 for explanations of signals and timing.

Use the SYNC CLCK signal to determine the master/slave configuration of a DAQ-Sync-enabled system. Each system can have one master and up to three slaves. SYNC CLK is the 40 MHz time-base used to derive all board timing and control. The master provides this clock to the slave boards so that all boards in the DAQ-sync-enabled system are timed from the same clock.




Figure 4. Block diagram – PCI-DAS6052

DAQ signal timing

The DAQ timing signals are:

- SCANCLK
- A/D START TRIGGER
- A/D STOP TRIGGER
- STARTSCAN
- SSH
- A/D CONVERT
- A/D PACER GATE
- A/D EXTERNAL TIME BASE
- A/D STOP
- ATRIG

SCANCLK signal

SCANCLK is an output signal that may be used for switching external multiplexers. It is a 400 ns wide pulse that follows the CONVERT signal after a 50 ns delay. This is adequate time for the analog input signal to be acquired so that the next signal may be switched in. The polarity of the SCANCLK signal is programmable. The default output pin for the SCANCLK signal is AUXOUT2, but any of the AUXOUT pins may be programmed as a SCANCLK output.




Figure 5. SCANCLK signal timing

A/D START TRIGGER signal

Use the A/D START TRIGGER signal for conventional triggering (when you only need to acquire data after a trigger event). Figure 6 shows the A/D START TRIGGER signal timing for a conventionally triggered acquisition.




Figure 6. Data Acquisition example for conventional triggering

The A/D START TRIGGER source is programmable and may be set to any of the AUXIN inputs or to the DAQ-Sync DS A/D START TRIGGER input. The polarity of this signal is also programmable to trigger acquisitions on either the positive or negative edge.

The A/D START TRIGGER signal is also available as an output and can be programmed to appear at any of the AUXOUT outputs. See Figure 7 and Figure 8 for A/D START TRIGGER input and output timing requirements.




Figure 8. A/D START TRIGGER output signal timing

The A/D START TRIGGER signal is also used to initiate pre-triggered DAQ operations (when you need to acquire data just before a trigger event). In most pre-triggered applications, the A/D START TRIGGER signal is generated by a software trigger. The use of A/D START TRIGGER and A/D STOP TRIGGER in pre-triggered DAQ applications is explained next.

A/D STOP TRIGGER signal

Pre-triggered data acquisition continually acquires data into a circular buffer until a specified number of samples have been collected after the trigger event. Figure 9 illustrates a typical pre-triggered DAQ sequence.





Figure 9. Pre-triggered data acquisition example

The A/D STOP TRIGGER signal signifies when the circular buffer should stop and when the specified number of post trigger samples should be acquired. It is available as an output and an input. By default, it is available at AUXIN2 as an input but may be programmed for access at any of the AUXIN pins or the DAQ-Sync "DS A/D STOP TRIGGER" input. It may be programmed for access at any of the AUXOUT pins as an output.

When using the A/D STOP TRIGGER signal as an input, the polarity may be configured for either rising or falling edge. The selected edge of the A/D STOP TRIGGER signal initiates the post-triggered phase of a pre-triggered acquisition sequence.

As an output, the A/D STOP TRIGGER signal indicates the event separating the pre-trigger data from the post-trigger data. The output is an active high pulse with a pulse width of 50 ns. Figure 10 and Figure 11 show the input and output timing requirements for the A/D STOP TRIGGER signal.



t_w = 50 ns

Figure 11. A/D STOP TRIGGER output signal timing

STARTSCAN signal

The STARTSCAN output signal indicates when a scan of channels has been initiated. You can program this signal to be available at any of the AUXOUT pins. The STARTSCAN output signal is a 50 ns wide pulse the leading edge of which indicates the start of a channel scan.




Figure 12. STARTSCAN start of scan timing

SSH signal

The SSH signal can be used as a control signal for external sample/hold circuits. The SSH signal is a programmable polarity pulse that is asserted throughout a channel scan. The state of this signal changes after the start of the last conversion in the scan. The SSH signal may be routed via software selection to any of the AUXOUT pins. Figure 13 shows the timing for the SSH signal.




Figure 13. SSH Signal Timing

A/D CONVERT signal

The A/D CONVERT signal indicates the start of an A/D conversion. It is available through software selection as an input to any of the AUXIN pins (defaulting to AUXIN0) or the DAQ-Sync DS A/D CONVERT input and as an output to any of the AUXOUT pins.

When used as an input, the polarity is software selectable. The A/D CONVERT signal starts an acquisition on the selected edge. The selected edge (either rising of falling) of the convert pulses must be separated by a minimum of 3 μ s to remain within the 333 kS/s conversion rate specification.

Refer to Figure 6 on page 18 and Figure 9 on page 19 for the relationship of A/D CONVERT to the DAQ sequence. Figure 14 and Figure 15 show the input and output pulse width requirements for the A/D CONVERT signal.




Figure 14. A/D CONVERT signal input timing requirement



Figure 15. A/D CONVERT signal output timing requirement

The A/D CONVERT signal is generated by the on-board pacer circuit unless the external clock option is in use. This signal may be gated by hardware (A/D PACER GATE) or software.

A/D PACER GATE signal

The A/D PACER GATE signal is used to disable scans temporarily. This signal may be programmed for input at any of the AUXIN pins.


If the A/D PACER GATE signal is active, no scans can occur. If the A/D PACER GATE signal becomes active during a scan in progress, the current scan is completed and scans are then held off until the gate is de-asserted.

A/D EXTERNAL TIME BASE signal

The A/D EXTERNAL TIME BASE signal can serve as the source for the on-board pacer circuit rather than using the 40 MHz internal time base. Any AUXIN pin can be set programmatically as the source for this signal. The polarity is programmable.

The maximum frequency for the A/D EXTERNAL TIME BASE signal is 20 MHz. The minimum pulse width is 23 ns high or low. There is no minimum frequency specification.

Figure 16 shows the timing specifications for the A/D EXTERNAL TIME BASE signal.



t_w =23 ns minimum

Figure 16. A/D EXTERNAL TIME BASE signal timing

A/D STOP signal

The A/D STOP signal indicates a completed acquisition sequence. You can program this signal to be available at any of the AUXOUT pins. The A/D STOP output signal is a 50 ns wide pulse whose leading edge indicates a DAQ done condition.




Figure 17. A/D STOP Signal Timing

ATRIG signal

In addition to standard digital trigger features, the PCI-DAS6052 also provides analog triggering capability. When using the analog trigger, acquisitions may be started and controlled via an analog signal. There are four trigger/gate modes available using the analog trigger feature:

- Trigger positive or negative slope
- Gate above reference or below reference
- Hysteresis positive or negative hysteresis
- Window inside or outside window

The trigger mode is used to start an acquisition sequence. The remaining modes provide gating functions during an acquisition sequence which start and stop the acquisition based on the gate condition.

There are two possible inputs for the analog trigger source. The first is the AUXIN0/ATRIG pin on the 100-pin I/O connector. This is a software selectable dual-purpose pin that supports either digital or analog trigger inputs. The source selection defaults to analog trigger on power-up and may be modified at any time using *Insta*Cal. The input range on the ATRIG pin is always ±10V. 12-bit DACs are used to set the HI and LO levels for the threshold(s). The threshold resolution in this mode is 4.88mV per step.

Caution! Remove all analog inputs before configuring this pin as a digital input. Any voltage levels above ± 15 V in this configuration may cause damage to the product!

The post-gain version of any one of the 16 analog inputs may also be used as the analog trigger source. In this mode, the voltage present on the first channel in the scan may be used initiate the acquisition sequence.

Since the input to the analog trigger circuit has been scaled by the selected range, the effective resolution of the thresholds is equal to the A/D's full-scale-range (± 2.5 V) divided by 4096. For example, the ± 2.5 V range allows for 5V/4096, or 1.2 mV of threshold resolution.

The following is a detailed description of each mode of operation. In each case a $\pm 2V$ triangle waveform is used as the ATRIG input source. The THRESH_HI is set to 1.0V and the THRESH_LO signal is set to -1.0V.

In the following analog trigger signal diagrams, the bold portion of the waveform indicates the data acquired for the given ATRIG mode.

Trigger Above

The acquisition will begin when the ATRIG signal first goes above the THRESH_HI. This mode is non-retriggerable.




Figure 18. Trigger Positive Slope

Trigger Below

The acquisition will begin when ATRIG signal fist goes below the THRESH_LO level. This mode is non-retriggerable.




Figure 19. Trigger Negative Slope

Gate Above

Data acquisition is enabled whenever ATRIG goes above the THRESH_HI level. Acquistion is suspended whenever the ATRIG signal goes below the THRESH_HI level. This is a level-sensitive gating mode.




Figure 20. Gate Above

Gate Below

Data acquisition is enabled whenever ATRIG goes below the THRESH_LO level. Acquisition is suspended whenever the ATRIG signal goes above the THRESH_LO level. This is a level-sensitive gating mode.




Figure 21. Gate Below

Gate Negative Hysteresis

Data acquisition is enabled whenever ATRIG goes above the THRESH_HI level. Acquisition is suspended whenever the ATRIG signal goes below the THRESH_LO level. The hysteresis level is set by THRESH_LO. This is a level-sensitive gating mode.





Figure 22. Gate Negative Hysteresis

Gate Positive Hysteresis

Data acquisition is enabled whenever ATRIG goes below the THRESH_LO level. Acquisition is suspended whenever the ATRIG signal goes above the THRESH_HI level. The hysteresis level is set by THRESH_HI. This is a level-sensitive gating mode.





Gate Inside Window

Data acquisition is enabled whenever ATRIG is below the THRESH_HI level and above the THRESH_LO level. Acquisition is suspended whenever the ATRIG signal is outside of this region. This is a level-sensitive gating mode




Figure 24. Gate Inside Window

Gate Outside Window

Data acquisition is enabled whenever ATRIG is above the THRESH_HI level or below the THRESH_LO level. Acquisition is suspended whenever the ATRIG signal is between the THRESH_HI and THRESH_LO levels. This is a level-sensitive gating mode




Figure 25. Gate Outside Window

Waveform generation timing signals

The signals that control the timing for the analog output functions on the PCI-DAS6052 are:

- D/A START TRIGGER
- D/A UPDATE
- D/A EXTERNAL TIME BASE

D/A START TRIGGER signal

The D/A START TRIGGER signal is used to hold off output scans until after a trigger event. The DAQ-Sync "DS D/A START TRIGGER" input or any AUXIN pin can be programmed to serve as the D/A START TRIGGER signal. It is also available as an output on any AUXOUT pin.

When used as an input, the D/A START TRIGGER signal may be software selected as either a positive or negative edge trigger. The selected edge of the D/A START TRIGGER signal causes the DACs to start generating the output waveform.

The D/A START TRIGGER signal can be used as an output to monitor the trigger that initiates waveform generation. The output is an active-high pulse having a width of 50 ns.

Figure 26 and Figure 27 show the input and autout timing requirements for the D/A STADT TUGGER signal.




Figure 27. D/A START TRIGGER output signal timing

D/A CONVERT signal

The D/A CONVERT signal causes a single output update on the D/A converters. You can program the DAQ-Sync DS D/A UPDATE input or any AUXIN pin to accept the D/A CONVERT signal. It is also available as an output on any AUXOUT pin. The D/A CONVERT input signal polarity is software selectable. DAC outputs update within 100 ns of the selected edge. The D/A CONVERT pulses should be no less than 100 µs apart.

When used as an output, the D/A CONVERT signal may be used to monitor the pacing of the output updates. The output has a pulse width of 225 ns with selectable polarity.

Figure 28 and Figure 20 show the input and output timing requirements for the D/A CONVERT signal.




Figure 28. D/A CONVERT input signal timing




Figure 29. D/A CONVERT output signal timing


D/A EXTERNAL TIME BASE signal

The D/A EXTERNAL TIME BASE signal can serve as the source for the on-board DAC pacer circuit rather than using the internal time base. Any AUXIN pin can be set programmatically as the source for this signal. The polarity is programmable.

The maximum frequency for the D/A EXTERNAL TIME BASE signal is 20 MHz. The minimum pulse width is 23 ns high or low. There is no minimum frequency specification.

Figure 30 shows the timing requirements for the D/A EXTERNAL TIME BASE signal.

t_p =50 ns minimum






Figure 30. D/A EXTERNAL TIME BASE signal timing

General-purpose counter signal timing

The general-purpose counter signals are:

- CTR1 CLK
- CTR1 GATE
- CTR1 OUT
- CTR2 CLK
- CTR2 GATE
- CTR2 OUT

CTR1 CLK signal

The CTR1 CLK signal can serve as the clock source for independent user counter 1. It can be selected through software at the CTR1 CLK pin rather than using the on-board 10 MHz or 100 kHz sources. It is also polarity programmable. The maximum input frequency is 10 MHz. There is no minimum frequency specified.

Figure 31 shows the timing requirements for the CTR1 CLK signal.




Figure 31. CTR1 CLK signal timing

CTR1 GATE signal

You can use the CTR1 GATE signal for starting and stopping the counter, saving counter contents, etc. It is polarity programmable and is available at the CTR1 GATE pin.

Figure 32 shows the minimum timing requirements for the CTR1 GATE signal.




Figure 32. CTR1 GATE signal timing

CTR1 OUT signal

This signal is present on the CTR1 OUT pin. The CTR1 OUT signal is the output of one of the two user's counters in an industry-standard 82C54 chip.

For detailed information on counter operations, please refer to the data sheet on our WEB page at <u>http://www.measurementcomputing.com/PDFmanuals/82C54.pdf</u>.

Figure 33 shows the timing requirements for the CTR1 OUT signal for counter mode 0 and mode 2.




Figure 33. CTR1 OUT signal timing

CTR2 CLK signal

The CTR2 CLK signal can serve as the clock source for independent user counter 2. It can be selected through software at the CTR2 CLK pin rather than using the on-board 10 MHz or 100 kHz sources. It is also polarity programmable. The maximum input frequency is 10 MHz. There is no minimum frequency specified.

Figure 34 shows the timing requirements for the CTR2 CLK signal.




Figure 34. CTR2 CLK signal timing

CTR2 GATE signal

You can use the CTR2 GATE signal for starting and stopping the counter, saving counter contents, etc. It is polarity programmable and is available at the CTR2 GATE pin.

Figure 35 shows the timing requirements for the CTR2 GATE signal.





Figure 35. CTR2 GATE signal timing


CTR2 OUT signal

This signal is present on the CTR2 OUT pin. The CTR2 OUT signal is the output of one of the two user's counters in an industry-standard 82C54 chip.

For detailed information on counter operations, please refer to the data sheet on our web site at http://www.measurementcomputing.com/PDFmanuals/82C54.pdf.

Figure 36 shows the timing of the CTR1 OUT signal for mode 0 and for mode 2.





Calibrating the Board

Introduction

You should calibrate the board (using the *Insta*Cal utility) after the board has fully warmed up. The recommended warm-up time is 15 minutes. For best results, calibrate the board immediately before making critical measurements. The high resolution analog components on the board are somewhat sensitive to temperature. Pre-measurement calibration ensures that your board is operating at optimum calibration values.

Calibration theory

Analog inputs are calibrated for offset and gain. Offset calibration for the analog inputs is performed directly on the input amplifier (PGIA) with coarse and fine trim DACs acting on the amplifier.

For input gain calibration, a precision calibration reference is used with coarse and fine trim DACs acting on the ADC (see Figure 37).




Figure 37. Analog input calibration - basic elements

A similar method is used to calibrate the analog output components. A trim DAC is used to adjust the gain of the DAC. A separate DAC is used to adjust offset on the final output amplifier. The calibration circuits are duplicated for both analog outputs (see Figure 38).




Figure 38. Analog output calibration - basic elements

Specifications

All specifications are subject to change without notice. Typical for 25 °C unless otherwise specified. Specifications in *italic text* are guaranteed by design.

Analog input

Parameter	Specification			
A/D converter	Successive approximation type, 333 kS/s conversion rate.			
Resolution	16 bits, 1 in 65536			
Maximum sample rate	333 kS/s			
Number of channels	16 single ended / 8 differential, software selectable			
Input ranges	Bipolar: ±10V, ±5V, ±2.5V, ±1V, ±0.5V, ±0.25V, ±0.1V, ±0.05V, Unipolar: 0 to 10V, 0 to 5V, 0 to 2V, 0 to 1V, 0 to 0.5V, 0 to 0.2V, 0 to 0.1V			
	Software selectable			
A/D pacing	Internal counter – ASIC. Software selectable time base:			
	 Internal 40 MHz, 50 ppm stability 			
	 External source via AUXIN<5:0>, software selectable. 			
	External convert strobe: A/D CONVERT			
	Software paced			
Burst mode	Software selectable option, burst rate = $3 \mu S$			
A/D gate sources	External digital: A/D GATE			
	External analog: ATRIG input CH0 IN through CH15 IN			
A/D gating modes	External digital: Programmable, active high or active low, level or edge			
	External analog: Refer to the Analog trigger section on page 39			
A/D trigger sources	External digital: A/D START TRIGGER			
	A/D STOP TRIGGER			
	External analog: ATRIG input			
	CH0 IN through CH15 IN			
A/D triggering modes	External digital: Software-configurable for rising or falling edge.			
	External analog: Refer to the Analog trigger section on page 39			
	Pre-/post-trigger: Unlimited number of pre-trigger samples, 16 Meg post-trigger samples.			
ADC pacer out	Available at user connector: A/D PACER OUT			
RAM buffer size	8 K samples			
Data transfer DMA				
	Programmed I/O			
DMA modes	Demand or non-demand using scatter-gather			
Configuration memory	Up to 8 K elements. Programmable channel, gain, and offset			
Streaming-to-disk rate	333 kS/s, system dependent			

Table 1. Analog input specifications

Accuracy

333 kS/s sampling rate, single channel operation and a 15-minute warm-up. Accuracies listed are for measurements made following an internal calibration. They are valid for operational temperatures within ± 1 °C of internal calibration temperature and ± 10 °C of factory calibration temperature. Calibrator test source high side tied to Channel 0 high and low side tied to Channel 0 how. Low-level ground is tied to Channel 0 low at the user connector.

Range	Absolute Accuracy
±10 V	±15.6 LSB
±5 V	±5.7 LSB
±2.5 V	±15.6 LSB
±1 V	±15.7 LSB
±500 mV	±15.9 LSB
±250 mV	±18.0 LSB
±100 mV	±21.0 LSB
±50 mV	±23.0 LSB
0 to 10 V	±8.1 LSB
0 to 5 V	±27.8 LSB
0 to 2 V	±28.0 LSB
0 to 1 V	±28.0 LSB
0 to 500 mV	±31.7 LSB
0 to 200 mV	±36.4 LSB
0 to 100 mV	±38.7 LSB

Table 2. Absolute accuracy specifications

Table 3. Absolute accuracy	components – all values are (±)
----------------------------	---------------------------------

Range	% of	Offset	Noise +Quar	ntization (µV)	Temp Drift	Absolute
	Reading	(μV)	Single Pt	Averaged (Note 1)	(%/DegC)	Accuracy at FS (mV)
±10V	0.0371	947	981	87.0	0.0006	4.747
±5V	0.0071	476	491	43.5	0.0001	0.876
±2.5V	0.0371	241	245	21.7	0.0006	1.190
±1V	0.0371	99.2	98.1	8.7	0.0006	0.479
±500mV	0.0371	52.1	56.2	5.0	0.0006	0.243
±250mV	0.0421	28.6	32.8	3.0	0.0006	0.137
±100mV	0.0471	14.4	22.4	2.1	0.0006	0.064
±50mV	0.0471	9.7	19.9	1.9	0.0006	0.035
0 to 10V	0.0071	476	491	43.5	0.0001	1.232
0 to 5V	0.0371	241	245	21.7	0.0006	2.119
0 to 2V	0.0371	99.2	98.1	8.7	0.0006	0.850
0 to 1V	0.0371	52.1	56.2	5.0	0.0006	0.428
0 to 500mV	0.0421	28.6	39.8	3.0	0.0006	0.242
0 to 200mV	0.0471	14.4	22.4	2.1	0.0006	0.111
0 to 100mV	0.0471	9.7	19.9	1.9	0.0006	0.059

Note 1: Averaged measurements assume averaging of 100 single-channel readings

Each PCI-DAS6052 is tested at the factory to assure the board's overall error does not exceed accuracy limits described in Table 2.

Range	Relative Accuracy (µV)		
	Single Point	Averaged (Note 2)	
±10 V	1145	115	
±5 V	573	57.3	
±2.5 V	286	28.6	
±1 V	115	11.5	
±500 mV	66.3	6.6	
±250 mV	39.2	3.9	
±100 mV	27.7	2.8	
±50 mV	25.3	2.5	
0 to 10 V	573	57.3	
0 to 5 V	286	28.6	
0 to 2 V	115	11.5	
0 to 1 V	66.3	6.6	
0 to 500 mV	48.2	3.9	
0 to 200 mV	27.7	2.8	
0 to 100 mV	25.3	2.5	

Table 4	Relative accura	ecv specification	ns – all values	are (+)
		by specification		5 arc (±)

Note 2: Averaged measurements assume averaging of 100 single-channel readings

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpoints of the transfer function. ADC resolution, noise and front-end non-linearity are included in this measurement.

Table 5	Differential	non-linearity	y specifications
---------	--------------	---------------	------------------

All Ranges	±0.5 LSB typ	±1.0 LSB max

Settling time

Settling time is defined as the time required for a channel to settle to within a specified accuracy in response to a full-scale (FS) step. Two channels are scanned at the specified rate. A –FS DC signal is presented to Channel 1; a +FS DC signal is presented to Channel 0.

Condition	Range	Accuracy				
		±0.00076% (±0.5 LSB)	±0.0015% (±1 LSB)	±0.0031% (±2 LSB)	±0.0061% (±4 LSB)	±0.024% (±16 LSB)
Same range	±10 V	20 µS typ	10 µS max	5 µS max	4 µS max	3 µS typ
to same	±5 V	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
range	±2.5 V	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
	±1 V	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
	±500 mV	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
	±250 mV	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
	±100 mV	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
	±50 mV	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
	0 to 10 V	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
	0 to 5 V	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
	0 to 2 V	20 µS typ	10 µS max	5 µS max	4 μS max	3 µS typ
	0 to 1 V	20 µS typ	15 μS max	5 µS max	4 μS max	3 µS typ
	0 to 500 mV	20 µS typ	15 µS max	8 μS max	4 µS max	3 µS typ
	0 to 200 mV	20 µS typ	15 μS max	8 μS max	4 μS max	3 µS typ
	0 to 100 mV	20 µS typ	15 µS max	10 µS max	4 μS max	3 µS typ

Table 6. Settling time specifications

Parametrics

Max working voltage (signal + common-mode)	±11 V
CMRR @ 60 Hz	±10 V range: 92 dB
\bigcirc	0 to 10 V and \pm 5 V range: 97 dB
	0 to 5 V and ±2.5 V range: 101 dB
	0 to 2 V and ± 1 V range: 104 dB
	0 to 1 V and ±0.5 V range: 105 dB
	0 to 0.5 V and ±0.25 V range:105 dB
	0 to 0.5 V and ±0.1 V range: 105 dB
	0 to 0.1 V and ±0.05 V range:105 dB
Small signal bandwidth, all ranges	480 kHz
Input coupling	DC
Input impedance	100 $G\Omega$ in parallel with 100 pF in normal operation.
Input bias current	±200 pA
Input offset current	±100 pA
Absolute maximum input voltage	Power ON: ± 25 V, Power OFF: ± 15 V (± 20 mA; Note 3)
	Protected inputs:
	• CH<15:0> IN
	 AISENSE
Power on and reset state	CH0 IN, single-ended mode, 0 V to 0.1 V input range (Note 4)
Crosstalk	Adjacent channels: -75 dB
	All other channels: -90 dB

Table 7. Parametric specifications

- **Note 3:** The analog input sink/source current must be limited to an maximum of ± 20 mA in the power OFF state to prevent damage to the board. A 1000 Ω (½ W) current limiting resistor should be placed in series with each analog input channel being used in applications where the power OFF state sink/source current into the board can exceed ± 20 mA. Resistance values >1000 Ω may adversely affect the noise and settling time performance of the board.
- **Note 4:** Care should be taken to avoid the application of an input voltage to CH0 IN that could overdrive the analog input circuit. Any unused analog input channel should be connected to LLGND.

Noise performance

Table 8 summarizes the noise performance for the PCI-DAS6052. Noise distribution is determined by gathering 50 K samples with inputs tied to ground at the user connector. Samples are gathered at the maximum specified single channel sampling rate. Specification applies to differential mode operation.

Range	LSBrms	Typical Counts	
±10 V	0.95	11	
±5 V	0.95	11	
±2.5 V	0.95	11	
±1 V	0.95	11	
±500 mV	1.1	11	
±250 mV	1.3	13	
±100 mV	2.3	23	
±50 mV	4.2	42	
0 to 10 V	0.95	11	
0 to 5 V	0.95	11	
0 to 2 V	0.95	11	
0 to 1 V	1.1	11	

Table 8. Analog input noise performance specifications

Range	LSBrms	Typical Counts
0 to 500 mV	1.3	13
0 to 200 mV	2.3	23
0 to 100 mV	4.2	42

Analog output

Table 9. Analog output specifications

Parameter	Specification
D/A converter type	Double-buffered, multiplying
Resolution	16-bits, 1 in 65536
Number of channels	2, voltage output type
Voltage range	±10 V, 0 to 10 V, ±EXT REF., 0 to EXT REF., software selectable
Monotonicity	16-bits, guaranteed
Slew rate	15 V/µs typ.
Settling time (full scale step)	3.5 μ s max to ± 1 LSB
Noise	60 μVrms, DC to 1 MHz BW
Glitch energy	$\pm 10 \text{ mV}$ with 1 μ S duration (measured at mid-scale transition)
Current drive	±5 mA
Output short-circuit duration	Indefinite @ 25 mA
Output coupling	DC
Output impedance	0.1 Ω max
Power up and reset	DACs cleared to 0 volts ± 20 mV max.

Table 10. Absolute accuracy specifications

Range	Absolute Accuracy
±10 V	±4.6 LSB
0 to 10 V	±7.7 LSB

Table 11. Absolute accuracy components specifications - all values are (±)

Range	% of Reading	Offset (μV)	Temp Drift (%/DegC)	Absolute Accuracy at FS (mV)
±10 V	0.0061	798	0.0001	1.405
0 to 10 V	0.0061	569	0.0001	1.176

Each PCI-DAS6052 is tested at the factory to ensure that the overall error does not exceed the values specified in Table 10.

Table 12. Relative accuracy specifications

Range	Relative Accuracy	
All ranges	±0.35 LSB, typ	±1.0 LSB, max

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpoints of the transfer function.

Analog output pacing and triggering

Parameter	Specification	
DAC pacing	Internal counter – ASIC. Selectable time base:	
(SW programmable)	 Internal 40 MHz, 50 ppm stability. 	
	 External Source via AUXIN<5:0>, SW selectable. 	
	External convert strobe: D/A UPDATE	
	Software paced	
DAC gate sources	External digital: D/A START TRIGGER	
(Software programmable)	External analog: ATRIG input	
	CH0 IN through CH15 IN	
	Software gated	
DAC gating modes	External digital: Programmable, active high or active low, level or edge	
	External analog: Refer to the Analog trigger section on page 39	
DAC trigger sources	External digital: D/A START TRIGGER	
	External analog: ATRIG input	
	CH0 IN through CH15 IN	
	Software triggered	
DAC triggering modes	External digital: Software-configurable for rising or falling edge	
	External analog: Refer to the Analog trigger section on page 39	
DAC pacer out	Available at user connector D/A PACER OUT	
RAM buffer size	16 K samples	
Data transfer	DMA	
	Programmed I/O	
	Update DACs individually or simultaneously, software selectable	
DMA modes	Demand or Non-demand using scatter gather	
Waveform generation throughput	333 kS/s max per channel, 2 channels simultaneous	

Table 13. AO pacing and triggering specifications

Analog output external reference input (D/A EXTREF)

Table 14. External reference input (D/A EXTREF) specifications

Parameter	Specification
Range	±11 V
Overvoltage protection	± 25 V powered on, ± 15 V powered off
Input Impedance	$10 \text{ k}\Omega$ min
Bandwidth (-3 dB)	3 kHz
Slew rate	0.3 V/µS

Analog trigger

Parameter	Specification		
Analog trigger sources Software selectable	External: ATRIG input CH0 IN through CH	External: ATRIG input CH0 IN through CH15 IN, first channel in scan	
Analog trigger levels	ATRIG input: ±10V	ATRIG input: ±10V	
	CH0 IN through CH15 IN: ±	CH0 IN through CH15 IN: ± Full-scale, range dependent	
Analog trigger modes	External analog: software-comPositive or negative slope	External analog: software-configurable for: • Positive or negative slope	
Analog gate modes	 Above or below reference 	 Positive or negative hysteresis 	
Resolution	12-bits, 1-in-4096	12-bits, 1-in-4096	
Accuracy	$\pm 1\%$ full-scale range max	±1% full-scale range max	
Bandwidth (-3dB)	ATRIG input	700 kHz	
	CH0 IN through CH15 IN	700 kHz	

Table 15. Analog trigger specifications

Analog I/O calibration

Table 16. Analog I/O calibration specifications

Parameter	Specification
Recommended warm-up time	15 minutes
Calibration	Auto-calibration, calibration factors for each range stored on board in non-volatile RAM.
Onboard calibration reference	DC Level: 5.000 $V \pm 1$ mV. Actual measured values stored in EEPROM.
	Tempco: 0.6 ppm/°C max
	Long-term stability: ±6 ppm/sqrt (1000 hrs)
Calibration interval	1 year

Digital I/O

Table 17. DIO specifications

Parameter	Specification
Digital type	Discrete, 5V/TTL compatible
Number of I/O	8
Configuration	8 bits, independently programmable for input or output. All pins pulled up to +5 V via 47 K resistors (default). Positions available for pull-down to ground. Hardware selectable via solder gap.
Input high voltage	2.0 V min, 7.0 V absolute max
Input low voltage	0.8 V max, -0.5 V absolute min
Output high voltage ($IOH = -32 \text{ mA}$)	3.80 V min, 4.20 V typ
Output low voltage (IOL = 32 mA)	0.55 V max, 0.22 V typ
Data transfer	Programmed I/O
Power-up / reset state	Input mode (high impedance)

Interrupts

Table 18. Interrupt specifications

Parameter	Specification	
Interrupts	PCI INTA# - mapped to IRQn via PCI BIOS at boot-time	
Interrupt enable	Programmable through PLX9080	
ADC Interrupt sources	DAQ_ACTIVE: Interrupt is generated when a DAQ sequence is active.	
(software programmable)	DAQ_STOP: Interrupt is generated when A/D Stop Trigger In is detected.	
	DAQ_DONE: Interrupt is generated when a DAQ sequence completes.	
	DAQ_FIFO_1/4_FULL: Interrupt is generated when ADC FIFO is ¹ / ₄ full.	
	DAQ_SINGLE: Interrupt is generated after each conversion completes.	
	DAQ_EOSCAN: Interrupt is generated after the last channel is converted in multi-channel scans.	
	DAQ_EOSEQ: Interrupt is generated after each interval delay during multi- channel scans.	
DAC Interrupt sources	DAC_ACTIVE: Interrupt is generated when DAC waveform circuitry is active.	
(software programmable)	DAC_DONE: Interrupt is generated when a DAC sequence completes.	
	DAC_FIFO_1/4_EMPTY:	
	Interrupt is generated DAC FIFO is ¹ / ₄ empty.	
	DAC_HIGH_CHANNEL:	
	Interrupt is generated when the DAC high channel output is updated.	

Counters

Table 19. Counter specifications

Parameter	Specification
User counter type	82C54
Number of channels	2
Resolution	16-bits
Compatibility	5V/TTL
CTRn base clock source (software selectable)	Internal 10 MHz, Internal 100 kHz or external connector (CTRn CLK)
Internal 10 MHz clock source stability	50 ppm
Counter n gate	Available at connector (CTRn GATE).
Counter n output	Available at connector (CTRn OUT).
Clock input frequency	10 MHz max
High pulse width (clock input)	15 ns min
Low pulse width (clock input)	25 ns min
Gate width high	25 ns min
Gate width low	25 ns min
Input low voltage	0.8 V max
Input high voltage	2.0 V min
Output low voltage	0.4 V max
Output high voltage	3.0 V min

Configurable AUXIN<5:0>, AUXOUT<2:0> external trigger/clocks

The PCI-DAS6052 provides nine user-configurable trigger/clock pins available at the 100-pin I/O connector. Of these, six are configurable as inputs while three are configurable as outputs.

Parameter	Specification		
AUXIN<5:0> sources	A/D CONVERT:	External ADC convert strobe	
(SW selectable)	A/D TIMEBASE IN:	External ADC pacer time base	
	A/D START TRIGGER:	ADC Start Trigger	
	A/D STOP TRIGGER:	ADC Stop Trigger	
	A/D PACER GATE:	External ADC gate	
	D/A START TRIGGER:	DAC trigger/gate	
	D/A UPDATE:	DAC update strobe	
	D/A TIMEBASE IN:	External DAC pacer time base	
AUXOUT<2:0> sources	STARTSCAN:	A pulse indicating start of conversion	
(SW selectable)	SSH:	Active signal that terminates at the start of the last	
		conversion in a scan	
	A/D STOP:	Indicates end of scan	
	A/D CONVERT:	ADC convert pulse	
	SCANCLK:	Delayed version of ADC convert	
	CTR1 CLK:	CTR1 clock source	
	D/A UPDATE: CTR2 CLK:	D/A update pulse CTR2 clock source	
	A/D START TRIGGER:		
	A/D START TRIGGER:	ADC Start Trigger Out ADC Stop Trigger Out	
	A/D STOP TRIOUER. A/D PACER GATE:	External ADC gate	
	D/A START TRIGGER:	DAC Start Trigger Out	
Default selections:	AUXIN0:	A/D CONVERT	
	AUXIN1:	A/D START TRIGGER	
	AUXIN2:	A/D STOP TRIGGER	
	AUXIN3:	D/A UPDATE	
	AUXIN4:	D/A START TRIGGER	
	AUXIN5:	A/D PACER GATE	
	AUXOUT0:	D/A UPDATE	
	AUXOUT1:	A/D CONVERT	
	AUXOUT2:	SCANCLK	
Compatibility	5V/TTL		
Edge-sensitive polarity	Rising/falling, software sel		
Level-sensitive polarity	• ·	Active high/active low, software selectable	
Minimum pulse width	3.75 nS		

Table 20. Configurable triggers/clocks specifications

DAQ-Sync inter-board triggers/clocks

The DAQ-Sync bus provides inter-board triggering and synchronization capability. Five trigger/strobe I/O pins and one clock I/O pin are provided on a 14-pin header. The DAQ-Sync signals use dedicated pins. Only the direction may be set.

Connector	Signal names
DAQ-Sync	DS A/D START TRIGGER
	DS A/D STOP TRIGGER
	DS A/D CONVERT
	DS D/A UPDATE
	DS D/A START TRIGGER
	SYNC CLK

Table 21. DAQ-Sync signal specifications

Power consumption

Table 22. Power consumption specifications

Parameter	Specification
+5 V	1.25 A typ, 1.5 A max. Does not include power consumed through the I/O connector.
+5 V available at I/O connector	1A max, protected with a resettable fuse

Environmental

Parameter	Specification
Operating temperature range	0 °C to 55 °C
Storage temperature range	−20 °C to 70 °C
Humidity	0% to 90% non-condensing

Mechanical

Table 23. Environmental specifications

Parameter	Specification
Card dimensions $(L \times W \times H)$	PCI half card: 174.4 (6.87) × 106.9 (4.21) × 11.65 mm (0.46 in.)

DAQ-Sync connector

Table 24. DAQ-Sync connector specifications

Parameter	Specification	
Connector type	14-pin right-angle 100 mil box header	
Compatible cables	es MCC p/n: CDS-14-x, 14-pin ribbon cable.	
	x = number of boards (2 to 5)	

Table 25. DAQ-Sync connector pinout

Pin	Signal Name
1	DS A/D START TRIGGER
2	GND
3	DS A/D STOP TRIGGER
4	GND
5	DS A/D CONVERT
6	GND
7	DS D/A UPDATE
8	GND
9	DS D/A START TRIGGER
10	GND
11	RESERVED
12	GND
13	SYNC CLK
14	GND

SCSI connector

Parameter	Specification
Connector type	Shielded SCSI 100 D-type
Compatible cables	C100HD50-x, unshielded ribbon cable. x = 3 or 6 feet
	C100MMS-x, shielded round cable. x = 1, 2, or 3 meters
Compatible accessory products (with the C100HD50-x cable)	ISO-RACK16/P ISO-DA02/P BNC-16SE BNC-16DI CIO-MINI50 CIO-TERM100 SCB-50
Compatible accessory products (with the C100MMS-x cable)	SCB-100

Table 26. SCSI connector specifications

Pin	Signal Name	Pin	Signal Name
1	LLGND	51	n/c
2	CH0 IN HI	52	n/c
3	CH0 IN LO	53	n/c
4	CH1 IN HI	54	n/c
5	CH1 IN LO	55	n/c
6	CH2 IN HI	56	n/c
7	CH2 IN LO	57	n/c
8	CH3 IN HI	58	n/c
9	CH3 IN LO	59	n/c
10	CH4 IN HI	60	n/c
11	CH4 IN LO	61	n/c
12	CH5 IN HI	62	n/c
13	CH5 IN LO	63	n/c
14	CH6 IN HI	64	n/c
15	CH6 IN LO	65	n/c
16	CH7 IN HI	66	n/c
17	CH7 IN LO	67	n/c
18	LLGND	68	n/c
19	n/c	69	n/c
20	n/c	70	n/c
21	n/c	71	n/c
22	n/c	72	n/c
23	n/c	73	n/c
24	n/c	74	n/c
25	n/c	75	n/c
26	n/c	76	n/c
27	n/c	77	n/c
28	n/c	78	n/c
29	n/c	79	n/c
30	n/c	80	n/c
31	n/c	81	n/c
32	n/c	82	n/c
33	n/c	83	n/c
34	n/c	84	n/c
35	AISENSE	85	DIOO
36	D/A OUT 0	86	DIO1
37	D/A GND	87	DIO2
38	D/A OUT1	88	DIO3
39	PC +5 V	89	DIO4
40		90	DIO5
41	AUXOUT1 / A/D PACER OUT	91	DIO6
42		92	DIO7
43	AUXIN0 / A/D CONVERT / ATRIG	93	CTR1 CLK
44		94	CTR1 GATE
45		95	CTR1 OUT
46	AUXIN2 / A/D STOP TRIGGER	96	GND
47		97	CTR2 CLK
48		98	CTR2 GATE
49	AUXIN5 / A/D PACER GATE	99	CTR2 OUT
50	GND	100	GND

Table 27. 8-channel differential mode pinout

Pin	Signal Name	Pin	Signal Name
1	LLGND	51	n/c
2	CH0 IN	52	n/c
3	CH8 IN	53	n/c
4	CH1 IN	54	n/c
5	CH9 IN	55	n/c
6	CH2 IN	56	n/c
7	CH10 IN	57	n/c
8	CH3 IN	58	n/c
9	CH11 IN	59	n/c
10	CH4 IN	60	n/c
11	CH12 IN	61	n/c
12	CH5 IN	62	n/c
13	CH13 IN	63	n/c
14	CH6 IN	64	n/c
15	CH14 IN	65	n/c
16	CH7 IN	66	n/c
17	CH15 IN	67	n/c
18	LLGND	68	n/c
19	n/c	69	n/c
20	n/c	70	n/c
21	n/c	71	n/c
22	n/c	72	n/c
23	n/c	73	n/c
24	n/c	74	n/c
25	n/c	75	n/c
26	n/c	76	n/c
27	n/c	77	n/c
28	n/c	78	n/c
29	n/c	79	n/c
30	n/c	80	n/c
31	n/c	81	n/c
32	n/c	82	n/c
33	n/c	83	n/c
34	n/c	84	n/c
35	AISENSE	85	DIO0
36	D/A OUT 0	86	DIO1
37	D/A GND	87	DIO2
38	D/A OUT1	88	DIO3
39	PC +5 V	89	DIO4
40	AUXOUT0 / D/A PACER OUT	90	DIO5
41	AUXOUT1 / A/D PACER OUT	91	DIO6
42	AUXOUT2 / SCANCLK	92	DIO7
43	AUXIN0 / A/D CONVERT / ATRIG	93	CTR1 CLK
44	D/A EXTREF	94	CTR1 GATE
45	AUXIN1 / A/D START TRIGGER	95	CTR1 OUT
46	AUXIN2 / A/D STOP TRIGGER	96	GND
47		97	CTR2 CLK
48	AUXIN4 / D/A START TRIGGER	98	CTR2 GATE
49	AUXIN5 / A/D PACER GATE	99	CTR2 OUT
50	GND	100	GND

Table 28.	16-channel single-ended mode
-----------	------------------------------

CE Declaration of Conformity

Manufacturer:	Measurement Computing Corporation
Address:	10 Commerce Way
	Suite 1008
	Norton, MA 02766
	USA
Category:	Electrical equipment for measurement, control and laboratory use.

Measurement Computing Corporation declares under sole responsibility that the product

PCI-DAS6052

to which this declaration relates is in conformity with the relevant provisions of the following standards or other documents:

EC EMC Directive 2004/108/EC: General Requirements, EN 61326-1:2006 (IEC 61326-1:2005).

Emissions:

- EN 55011 (2007) / CISPR 11(2003): Radiated emissions: Group 1, Class A
- EN 55011 (2007) / CISPR 11(2003): Conducted emissions: Group 1, Class A

Immunity: EN 61326-1:2006, Table 3.

- IEC 61000-4-2 (2001): Electrostatic Discharge immunity.
- IEC 61000-4-3 (2002): Radiated Electromagnetic Field immunity.
- IEC 61000-4-4 (2004): Electric Fast Transient Burst Immunity.
- IEC 61000-4-5 (2001): Surge Immunity.
- IEC 61000-4-6 (2003): Radio Frequency Common Mode Immunity.
- IEC 61000-4-11 (2004): Voltage Interrupts.

To maintain compliance to the standards of this declaration, the following conditions must be met.

- The host computer, peripheral equipment, power sources, and expansion hardware must be CE compliant.
- All I/O cables must be shielded, with the shields connected to ground.
- I/O cables must be less than 3 meters (9.75 feet) in length.
- The host computer must be properly grounded.
- Equipment must be operated in a controlled electromagnetic environment as defined by Standards EN 61326-1:2006, or IEC 61326-1:2005.

Declaration of Conformity based on tests conducted by Chomerics Test Services, Woburn, MA 01801, USA in July, 2004. Test records are outlined in Chomerics Test Report #EMI3931.04. Further testing was conducted by Chomerics Test Services, Woburn, MA. 01801, USA in December, 2008. Test records are outlined in Chomerics Test report #EMI5216.08.

We hereby declare that the equipment specified conforms to the above Directives and Standards.

Cal Haupage

Carl Haapaoja, Director of Quality Assurance

Measurement Computing Corporation 10 Commerce Way Suite 1008 Norton, Massachusetts 02766 (508) 946-5100 Fax: (508) 946-9500 E-mail: info@mccdaq.com www.mccdaq.com