

SPECIFICATIONS

CIO-DAS800

Analog Input & Digital I/O



**MEASUREMENT
COMPUTING™**

Revision 2, October, 2000

© Copyright 2000, MEASUREMENT COMPUTING CORPORATION

Power consumption

+5V quiescent 450 mA typical, 600 mA max

Analog input section

A/D converter type	AD674A, Successive Approximation
Resolution	12 bits
Number of channels	8
Input Ranges	±5V fixed
Polarity	Bipolar fixed
A/D pacing	Programmable: internal counter or external source (IR Input / XCLK, falling edge) or software-pollled
A/D Trigger sources	External hardware (Digital In 1 / Trig, rising edge)
Data transfer	Interrupt or software-pollled from 256 sample FIFO buffer
Channel configuration	Single-ended
DMA	None
A/D conversion time	20 μs
Throughput	50 kHz
Accuracy	±0.01% of full scale ±1 LSB typ, ±0.05% of full scale ±1 LSB max
Differential Linearity error	±0.5 LSB max
Integral Linearity error	±1 LSB
No missing codes (guaranteed)	12 bits
Gain drift (A/D specs)	±50 ppm/°C
Zero drift (A/D specs)	±10 ppm/°C
Common Mode Range	±10V
CMRR @ 60 Hz	70 dB min
Input leakage current (@ 25deg C)	± 30 nA
Input leakage current (over temp.)	±250 nA
Input impedance	>1000 MegOhm typical
Absolute maximum input voltage	±35V

Digital I/O section

Digital type	FPGA
Configuration	Two ports, 3 input and 4 output
Input low voltage	0.8V max
Input high voltage	2.0V min
Output low voltage	0.32V max (IOL = 4 mA)
Output high voltage	3.86V min (IOH = -4 mA)
Absolute max. input voltage	-0.5V, +5.5V
Interrupts	Jumper selectable: levels 2, 3, 4, 5, 6, 7 or not connected Positive-edge triggered
Interrupt enable:	Programmable
Interrupt sources:	Ext. (IR Input / XCLK), A/D End-of-Conv., A/D FIFO Half-Full

Measurement Computing Corporation
10 Commerce Way
Suite 1008
Norton, Massachusetts 02766
(508) 946-5100
Fax: (508) 946-9500
E-mail: info@mccdaq.com
www.mccdaq.com