

PCI-DAS6030 and PCI-DAS6032

Analog Input and Digital I/O

Specifications

PCI-DAS6030 and PCI-DAS6032 Specifications

All specifications are subject to change without notice.

Typical for 25 °C unless otherwise specified.

Specifications in *italic* text are guaranteed by design.

Analog Input

Table 1. Analog input specifications

Parameter	Specification
A/D converter	Successive approximation type
Resolution	16 bits, 1 in 65536
Maximum sample rate	100 kS/s
Number of channels	16 single ended / 8 differential, software selectable
Input ranges	Bipolar: ±10 V, ±5 V, ±2 V, ±1 V, ±0.5 V, ±0.2 V, ±0.1 V Unipolar: 0 to 10 V, 0 to 5 V, 0 to 2 V, 0 to 1 V, 0 to 0.5 V, 0 to 0.2 V, 0 to 0.1 V Software selectable
A/D pacing	Internal counter – ASIC. Software selectable time base: <ul style="list-style-type: none">▪ Internal 40 MHz, 50 ppm stability▪ External source via AUXIN<5:0>, Software selectable. External convert strobe: A/D CONVERT Software paced
Burst mode	Software selectable option, burst rate = 10 µS.
A/D gate sources	External digital: A/D GATE External analog: ATRIG input CH0 IN through CH15 IN
A/D gating modes	External digital: Programmable, active high or active low, level or edge External analog: Refer to <i>Analog Trigger</i> on page 8.
A/D trigger sources	External digital: A/D START TRIGGER A/D STOP TRIGGER External analog: ATRIG input CH0 IN through CH15 IN
A/D triggering modes	External digital: Software-configurable for rising or falling edge. External analog: Refer to <i>Analog Trigger</i> on page 8. Pre-/Post-trigger: Unlimited number of pre-trigger samples, 16 Meg post-trigger samples.
ADC pacer out	Available at user connector: A/D PACER OUT
RAM buffer size	8 K samples
Data transfer	DMA Programmed I/O
DMA modes	Demand or Non-demand using scatter-gather.
Configuration memory	Up to 8 K elements. Programmable channel, gain, and offset.
Streaming-to-disk rate	100 kS/s, system dependent

Accuracy

100 kS/s sampling rate, single channel operation and a 15-minute warm-up. Accuracies listed are for measurements made following an internal calibration. They are valid for operational temperatures within ± 1 °C of internal calibration temperature and ± 10 °C of factory calibration temperature. Calibrator test source high side tied to channel 0 high and low side tied to channel 0 low. Low-level ground is tied to channel 0 low at the user connector.

Table 2. Absolute accuracy specifications

Range	Absolute Accuracy
± 10 V	± 3.81 LSB
± 5 V	± 13.61 LSB
± 2 V	± 13.69 LSB
± 1 V	± 13.83 LSB
± 500 mV	± 14.09 LSB
± 200 mV	± 16.71 LSB
± 100 mV	± 19.99 LSB
0 to 10 V	± 6.40 LSB
0 to 5 V	± 26.11 LSB
0 to 2 V	± 26.28 LSB
0 to 1 V	± 26.54 LSB
0 to 500 mV	± 27.13 LSB
0 to 200 mV	± 32.11 LSB
0 to 100 mV	± 38.70 LSB

Table 3. Absolute accuracy components – all values are (\pm)

Range	% of Reading	Offset (μ V)	Noise +Quantization (μ V)		Temp Drift (%/ $^{\circ}$ C)	Absolute Accuracy at FS (mV)
			Single Pt	Averaged (Note 1)		
± 10 V	0.0061	479.2	634.1	54.9	0.0001	1.147
± 5 V	0.0361	243.6	317.1	27.5	0.0006	2.077
± 2 V	0.0361	102.2	126.8	11.0	0.0006	0.836
± 1 V	0.0361	55.1	63.4	5.5	0.0006	0.422
± 500 mV	0.0361	31.6	36.8	3.2	0.0006	0.215
± 200 mV	0.0411	17.4	22.5	2.0	0.0006	0.102
± 100 mV	0.0461	12.7	19.6	1.8	0.0006	0.061
0 to 10 V	0.0061	326.6	417.8	36.6	0.0001	0.976
0 to 5 V	0.0361	167.3	208.9	18.3	0.0006	1.992
0 to 2 V	0.0361	71.7	83.6	7.3	0.0006	0.802
0 to 1 V	0.0361	39.9	41.8	3.7	0.0006	0.405
0 to 500 mV	0.0361	23.9	28.1	2.5	0.0006	0.207
0 to 200 mV	0.0411	14.4	19.6	1.8	0.0006	0.098
0 to 100 mV	0.0461	11.2	18.1	1.7	0.0006	0.059

Note 1: Averaged measurements assume averaging of 100 single-channel readings.

Each PCI-DAS6030 and PCI-DAS6032 is tested at the factory to assure the board's overall error does not exceed accuracy limits described in Table 2.

Table 4. Relative accuracy – all values are (\pm)

Range	Relative Accuracy (μV)	
	Single Point	Averaged (Note 2)
$\pm 10 \text{ V}$	723.3	72.3
$\pm 5 \text{ V}$	361.6	36.2
$\pm 2 \text{ V}$	144.7	14.5
$\pm 1 \text{ V}$	72.3	7.2
$\pm 500 \text{ mV}$	42.2	4.2
$\pm 200 \text{ mV}$	26.5	2.7
$\pm 100 \text{ mV}$	24.1	2.4
0 to 10 V	482.2	48.2
0 to 5 V	241.1	24.1
0 to 2 V	96.4	9.6
0 to 1 V	48.2	4.8
0 to 500 mV	33.1	3.3
0 to 200 mV	24.1	2.4
0 to 100 mV	22.9	2.3

Note 2: Averaged measurements assume averaging of 100 single-channel readings.

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpoints of the transfer function. ADC resolution, noise and front-end non-linearity are included in this measurement.

Table 5. Differential non-linearity specifications

All ranges	$\pm 0.5 \text{ LSB}$ typ	$\pm 1.0 \text{ LSB}$ max
------------	---------------------------	---------------------------

Settling time

Settling time is defined as the time required for a channel to settle to within a specified accuracy in response to a full-scale (FS) step. Two channels are scanned at the specified rate. A $-FS$ DC signal is presented to channel 1; a $+FS$ DC signal is presented to channel 0.

Table 6. Settling time specifications

Condition	Range	$\pm 0.00076\%$ ($\pm 0.5 \text{ LSB}$)	$\pm 0.0015\%$ ($\pm 1 \text{ LSB}$)	$\pm 0.0061\%(\pm 4 \text{ LSB})$	$\pm 0.012\%(\pm 8 \text{ LSB})$
Same range to same range	$\pm 10 \text{ V}$	40 μs max	20 μs max	10 μs max	5 μs typ
	$\pm 5 \text{ V}$	40 μs max	20 μs max	10 μs max	5 μs typ
	$\pm 2 \text{ V}$	40 μs max	20 μs max	10 μs max	5 μs typ
	$\pm 1 \text{ V}$	40 μs max	20 μs max	10 μs max	5 μs typ
	$\pm 500 \text{ mV}$	40 μs max	20 μs max	10 μs max	5 μs typ
	$\pm 200 \text{ mV}$	40 μs max	20 μs max	10 μs max	5 μs typ
	$\pm 100 \text{ mV}$	40 μs max	20 μs max	10 μs max	5 μs typ
	0 to 10 V	40 μs max	20 μs max	10 μs max	5 μs typ
	0 to 5 V	40 μs max	20 μs max	10 μs max	5 μs typ
	0 to 2 V	40 μs max	20 μs max	10 μs max	5 μs typ
	0 to 1 V	40 μs max	20 μs max	10 μs max	5 μs typ
	0 to 500 mV	40 μs max	20 μs max	10 μs max	5 μs typ
	0 to 200 mV	40 μs max	20 μs max	10 μs max	5 μs typ
	0 to 100 mV	40 μs max	20 μs max	10 μs max	5 μs typ

Parametrics

Table 7. Parametric specifications

Parameter	Specification
Max working voltage (signal + common-mode)	± 11 V
CMRR @ 60 Hz	± 10 V range and 0 to 10 V: 92 dB
	± 5 V range and 0 to 5 V: 97 dB
	± 2 V range and 0 to 2 V: 101 dB
	± 1 V range and 0 to 1 V: 104 dB
	± 0.5 V range and 0 to 0.5 V: 105 dB
	± 0.2 V range and 0 to 0.2 V: 105 dB
	± 0.1 V range and 0 to 0.1 V: 105 dB
<i>Small signal bandwidth, all ranges</i>	255 kHz
<i>Input coupling</i>	DC
<i>Input impedance</i>	100 G Ω in normal operation.
<i>Input bias current</i>	± 200 pA
<i>Input offset current</i>	± 100 pA
<i>Absolute maximum input voltage</i>	Power ON: ± 25 V, Power OFF: ± 15 V (± 20 mA, Note 3) Protected inputs: <ul style="list-style-type: none">■ CH<15:0> IN■ AISENSE
Power on and reset state	CH0 IN, single-ended mode, 0 V to 0.1 V input range (Note 4)
Crosstalk	Adjacent Channels: -75 dB All other Channels: -90 dB

Note 3: The analog input sink/source current must be limited to a maximum of ± 20 mA in the power OFF state to prevent damage to the board. A 1000 Ω ($\frac{1}{4}$ W) current limiting resistor should be placed in series with each analog input channel being used in applications where the power OFF state sink/source current into the board can exceed ± 20 mA. Resistance values >1000 Ω may adversely affect the noise and settling time performance of the board.

Note 4: Care should be taken to avoid the application of an input voltage to CH0 IN that could overdrive the analog input circuit. Any unused analog input channel should be connected to LLGND.

Noise performance

Table 8 summarizes the noise performance for the PCI-DAS6030 and PCI-DAS6032. Noise distribution is determined by gathering 50 K samples with inputs tied to ground at the user connector. Samples are gathered 100 kS/s sampling rate. The specification applies to both single-ended and differential modes of operation.

Table 8. Analog input noise performance specifications

Range	LSBrms	Typical counts
± 10 V	0.6	8
± 5 V	0.6	8
± 2 V	0.6	8
± 1 V	0.6	8
± 500 mV	0.7	8
± 200 mV	1.1	11
± 100 mV	2.0	17
0 to 10 V	0.8	8
0 to 5 V	0.8	8
0 to 2 V	0.8	8
0 to 1 V	0.8	8
0 to 500 mV	1.1	11
0 to 200 mV	2.0	17
0 to 100 mV	3.8	25

Analog output (PCI-DAS6030 only)

Table 9. PCI-DAS6030 analog output specifications

Parameter	Specification
D/A converter type	Double-buffered, multiplying
Resolution	16-bits, 1 in 65536
Number of channels	2 voltage output
Voltage range	± 10 V, 0 to 10 V, software selectable
<i>Monotonicity</i>	<i>16-bits, guaranteed</i>
Update rate	100 kS/s per channel
Slew rate	5 V/ μ s typ
Settling time (full scale step)	10 μ s max to ± 1 LSB
Noise	60 μ Vrms, DC to 1 MHz BW
Current drive	± 5 mA
<i>Output short-circuit duration</i>	<i>Indefinite @ 25 mA</i>
<i>Output coupling</i>	<i>DC</i>
Output impedance	0.1 Ω max
Power up and reset	DACs cleared to 0 volts ± 20 mV max

Table 10. Absolute accuracy specifications

Range	Absolute Accuracy
± 10 V	± 4.7 LSB
0 to 10 V	± 7.9 LSB

Table 11. Absolute accuracy components - all values are (\pm)

Range	% of Reading	Offset (μV)	Temp Drift (%/°C)	Absolute Accuracy at FS (mV)
± 10 V	0.0062	813	0.0001	1.430
0 to 10 V	0.0062	584	0.0001	1.201

Each PCI-DAS6030 is tested at the factory to ensure that the overall error does not exceed the values specified in Table 10.

Table 12. Relative accuracy specifications

Range	Relative Accuracy	
All ranges	± 0.5 LSB, typical	± 1.0 LSB, max

Relative accuracy is defined as the measured deviation from a straight line drawn between measured endpoints of the transfer function.

Analog output pacing and triggering

Table 13. AO pacing and triggering specifications

Parameter	Specification
DAC pacing (software programmable)	Internal counter – ASIC. Selectable time base: ▪ Internal 40 MHz, 50 ppm stability. External Source via AUXIN<5:0>, SW selectable.
	External convert strobe: D/A UPDATE
	Software paced
DAC gate sources (software programmable)	External digital: D/A START TRIGGER
	External analog: ATRIG input; CH0 IN through CH15 IN
	Software gated
DAC gating modes	External digital: Programmable, active high or active low, level or edge
	External analog: Refer to <i>Analog Trigger</i> on page 8
DAC trigger sources	External digital: D/A START TRIGGER
	External analog: ATRIG input CH0 IN through CH15 IN
	Software triggered
DAC triggering modes	External digital: Software-configurable for rising or falling edge.
	External analog: Software-configurable for Positive or Negative slope.
DAC pacer out	Available at user connector D/A PACER OUT
RAM buffer size	16 K samples
Data transfer	DMA
	Programmed I/O
	Update DACs individually or simultaneously, software selectable.
DMA modes	Demand or non-demand using scatter gather.
Waveform generation throughput	100 kS/s max per channel, 2 channels simultaneous

Analog trigger

Table 14. Analog trigger specifications

Parameter	Specification	
Analog trigger sources software selectable	External: ATRIG input CH0 IN through CH15 IN, first channel in scan	
Analog trigger levels	ATRIG input: ± 10 V CH0 IN through CH15 IN: \pm Full-scale, range dependent	
Analog trigger modes	External analog; software-configurable for: ▪ Positive or negative slope	
Analog gate modes	External analog; software-configurable for: ▪ Above or below reference ▪ Positive or negative hysteresis ▪ In or out of window	
Resolution	12-bits, 1-in-4,096	
Accuracy	$\pm 1\%$ full-scale range max	
Bandwidth (-3 dB)	ATRIG input	4 MHz
	CH0 IN through CH15 IN	255 kHz

Analog I/O calibration

Table 15. Analog I/O calibration specifications

Parameter	Specification
Recommended warm-up time	15 minutes
Calibration	Auto-calibration, calibration factors for each range stored on board in non-volatile RAM.
Onboard calibration reference	DC Level: 5.000 V ± 1 mV. Actual measured values stored in EEPROM. Tempco: 0.6 ppm/ $^{\circ}$ C max Long-term stability: ± 6 ppm/sqrt (1,000 hrs)
Calibration interval	1 year

Digital I/O

Table 16. Digital I/O specifications

Parameter	Specification
Digital type	Discrete, 5V/TTL compatible
Number of I/O	8
Configuration	8 bits, independently programmable for input or output. All pins pulled up to +5 V via 47 K resistors (default). Positions available for pull down to ground. Hardware selectable via solder gap.
Input high voltage	2.0 V min, 7.0 V absolute max
Input low voltage	0.8 V max, -0.5 V absolute min
Output high voltage (IOH = -32 mA)	3.80 V min, 4.20 V typ
Output low voltage (IOL = 32 mA)	0.55 V max, 0.22 V typ
Data transfer	Programmed I/O
Power-up / reset state	Input mode (high impedance)

Interrupt Section

Table 17. Interrupt specifications

Parameter	Specification
Interrupts	PCI INTA# - mapped to IRQn via PCI BIOS at boot-time
Interrupt enable	Programmable through PLX9080
ADC interrupt sources (software programmable)	<p>DAQ_ACTIVE: Interrupt is generated when a DAQ sequence is active.</p> <p>DAQ_STOP: Interrupt is generated when A/D Stop Trigger In is detected.</p> <p>DAQ_DONE: Interrupt is generated when a DAQ sequence completes.</p> <p>DAQ_FIFO_1/4_FULL: Interrupt is generated when ADC FIFO is 1/4 full.</p> <p>DAQ_SINGLE: Interrupt is generated after each conversion completes.</p> <p>DAQ_EOSCAN: Interrupt is generated after the last channel is converted in multi-channel scans.</p> <p>DAQ_EOSEQ: Interrupt is generated after each interval delay during multi-channel scans.</p>
DAC Interrupt sources (software programmable)	<p>DAC_ACTIVE: Interrupt is generated when DAC waveform circuitry is active.</p> <p>DAC_DONE: Interrupt is generated when a DAC sequence completes.</p> <p>DAC_FIFO_1/4_EMPTY: Interrupt is generated DAC FIFO is 1/4 empty.</p> <p>DAC_HIGH_CHANNEL: Interrupt is generated when the DAC high channel output is updated.</p>

Counters

Table 18. Counter specifications

Parameter	Specification
User counter type	82C54
Number of channels	2
Resolution	16-bits
Compatibility	5 V/TTL
CTRn base clock source (software selectable)	Internal 10 MHz, internal 100 kHz or external connector (CTRn CLK)
Internal 10 MHz clock source stability	50 ppm
Counter n gate	Available at connector (CTRn GATE)
Counter n output	Available at connector (CTRn OUT)
<i>Clock input frequency</i>	<i>10 MHz max</i>
<i>High pulse width (clock input)</i>	<i>15 ns min</i>
<i>Low pulse width (clock input)</i>	<i>25 ns min</i>
<i>Gate width high</i>	<i>25 ns min</i>
<i>Gate width low</i>	<i>25 ns min</i>
<i>Input low voltage</i>	<i>0.8 V max</i>
<i>Input high voltage</i>	<i>2.0 V min</i>
<i>Output low voltage</i>	<i>0.4 V max</i>
<i>Output high voltage</i>	<i>3.0 V min</i>

Configurable AUXIN<5:0>, AUXOUT<2:0> external trigger/clocks

The PCI-DAS6030 and PCI-DAS6032 provide nine user-configurable trigger/clock pins available at the 100-pin I/O connector. Of these, six are configurable as inputs while three are configurable as outputs.

Table 19. Configurable triggers/clocks specifications

Parameter	Specification
AUXIN<5:0> sources (SW selectable)	A/D CONVERT: External ADC convert strobe A/D TIMEBASE IN: External ADC pacer time base A/D START TRIGGER: ADC Start Trigger A/D STOP TRIGGER: ADC Stop Trigger A/D PACER GATE: External ADC gate D/A START TRIGGER: DAC trigger/gate D/A UPDATE: DAC update strobe D/A TIMEBASE IN: External DAC pacer time base
AUXOUT<2:0> sources (SW selectable)	STARTSCAN: A pulse indicating start of conversion SSH: Active signal that terminates at the start of the last conversion in a scan. A/D STOP: Indicates end of scan A/D CONVERT: ADC convert pulse SCANCLK: Delayed version of ADC convert CTR1 CLK: CTR1 clock source D/A UPDATE: D/A update pulse CTR2 CLK: CTR2 clock source A/D START TRIGGER: ADC Start Trigger Out A/D STOP TRIGGER: ADC Stop Trigger Out A/D PACER GATE: External ADC gate D/A START TRIGGER: DAC Start Trigger Out
Default selections:	AUXIN0: A/D CONVERT AUXIN1: A/D START TRIGGER AUXIN2: A/D STOP TRIGGER AUXIN3: D/A UPDATE AUXIN4: D/A START TRIGGER AUXIN5: A/D GATE AUXOUT0: D/A UPDATE AUXOUT1: A/D CONVERT AUXOUT2: SCANCLK
Compatibility	5 V/TTL
Minimum pulse width	37.5 ns

DAQ-Sync inter-board triggers/clocks

The DAQ-Sync bus provides inter-board triggering and synchronization capability. Five trigger/strobe I/O pins and one clock I/O pin are provided on a 14-pin header. The DAQ-Sync signals use dedicated pins. Only the direction may be set.

Table 20. DAQ-Sync signal specifications

Connector	Signal names
DAQ-Sync	DS A/D START TRIGGER
	DS A/D STOP TRIGGER
	DS A/D CONVERT
	DS D/A UPDATE
	DS D/A START TRIGGER
	SYNC CLK

Power Consumption

Table 21. Power consumption specifications

Parameter	Specification
+5 V	PCI-DAS6030/32: 1.3 A typical, 1.5 A max Does not include power consumed through the I/O connector.
+5 V available at I/O connector	1 A max, protected with a resettable fuse

Environmental

Table 22. Environmental specifications

Parameter	Specification
Operating temperature range	0 °C to 55 °C
Storage temperature range	-20 °C to 70 °C
Humidity	0% to 90% non-condensing

Mechanical

Table 23. Mechanical specifications

Parameter	Specification
Card dimensions (L × W × H)	PCI half card: 174.4 (6.87) × 106.9 (4.21) × 11.65 mm (0.46 in.)

DAQ-Sync connector

Table 24. DAQ-Sync connector specifications

Parameter	Specification
Connector type	14-pin right-angle 100mil box header
Compatible cables	MCC p/n: CDS-14-x, 14 pin ribbon cable; x = number of boards (2 to 5)

Table 25. DAQ-Sync connector pinout

Pin	Signal Name
1	DS A/D START TRIGGER
2	GND
3	DS A/D STOP TRIGGER
4	GND
5	DS A/D CONVERT
6	GND
7	DS D/A UPDATE
8	GND
9	DS D/A START TRIGGER
10	GND
11	RESERVED
12	GND
13	SYNC CLK
14	GND

SCSI connector

Table 26. Main connector specifications

Parameter	Specification
Connector type	Shielded SCSI 100 D-type
Compatible cables	C100HD50-x, unshielded ribbon cable. x = 3 or 6 feet
	C100MMS-x, shielded round cable. x = 1, 2, or 3 meters
Compatible accessory products (with C100HD50-x cable)	ISO-RACK16/P ISO-DA02/P BNC-16SE BNC-16DI CIO-MINI50 CIO-TERM100 SCB-50
Compatible accessory products (with C100MMS-x cable)	SCB-100

Table 27. 8-channel differential mode pinout

Pin	Signal Name	Pin	Signal Name
1	LLGND	51	n/c
2	CH0 IN HI	52	n/c
3	CH0 IN LO	53	n/c
4	CH1 IN HI	54	n/c
5	CH1 IN LO	55	n/c
6	CH2 IN HI	56	n/c
7	CH2 IN LO	57	n/c
8	CH3 IN HI	58	n/c
9	CH3 IN LO	59	n/c
10	CH4 IN HI	60	n/c
11	CH4 IN LO	61	n/c
12	CH5 IN HI	62	n/c
13	CH5 IN LO	63	n/c
14	CH6 IN HI	64	n/c
15	CH6 IN LO	65	n/c
16	CH7 IN HI	66	n/c
17	CH7 IN LO	67	n/c
18	LLGND	68	n/c
19	n/c	69	n/c
20	n/c	70	n/c
21	n/c	71	n/c
22	n/c	72	n/c
23	n/c	73	n/c
24	n/c	74	n/c
25	n/c	75	n/c
26	n/c	76	n/c
27	n/c	77	n/c
28	n/c	78	n/c
29	n/c	79	n/c
30	n/c	80	n/c
31	n/c	81	n/c
32	n/c	82	n/c
33	n/c	83	n/c
34	n/c	84	n/c
35	AISENSE	85	DIO0
36	D/A OUT 0*	86	DIO1
37	D/A GND	87	DIO2
38	D/A OUT1*	88	DIO3
39	PC +5 V	89	DIO4
40	AUXOUT0 / D/A PACER OUT	90	DIO5
41	AUXOUT1 / A/D PACER OUT	91	DIO6
42	AUXOUT2 / SCANCLK	92	DIO7
43	AUXIN0 / A/D CONVERT / ATRIG	93	CTR1 CLK
44	n/c	94	CTR1 GATE
45	AUXIN1 / A/D START TRIGGER	95	CTR1 OUT
46	AUXIN2 / A/D STOP TRIGGER	96	GND
47	AUXIN3 / D/A UPDATE	97	CTR2 CLK
48	AUXIN4 / D/A START TRIGGER	98	CTR2 GATE
49	AUXIN5 / A/D PACER GATE	99	CTR2 OUT
50	GND	100	GND

* = N/C on PCI-DAS6032

Table 28. 16-channel single-ended mode pinout

Pin	Signal Name	Pin	Signal Name
1	LLGND	51	n/c
2	CH0 IN	52	n/c
3	CH8 IN	53	n/c
4	CH1 IN	54	n/c
5	CH9 IN	55	n/c
6	CH2 IN	56	n/c
7	CH10 IN	57	n/c
8	CH3 IN	58	n/c
9	CH11 IN	59	n/c
10	CH4 IN	60	n/c
11	CH12 IN	61	n/c
12	CH5 IN	62	n/c
13	CH13 IN	63	n/c
14	CH6 IN	64	n/c
15	CH14 IN	65	n/c
16	CH7 IN	66	n/c
17	CH15 IN	67	n/c
18	LLGND	68	n/c
19	n/c	69	n/c
20	n/c	70	n/c
21	n/c	71	n/c
22	n/c	72	n/c
23	n/c	73	n/c
24	n/c	74	n/c
25	n/c	75	n/c
26	n/c	76	n/c
27	n/c	77	n/c
28	n/c	78	n/c
29	n/c	79	n/c
30	n/c	80	n/c
31	n/c	81	n/c
32	n/c	82	n/c
33	n/c	83	n/c
34	n/c	84	n/c
35	AISENSE	85	DIO0
36	D/A OUT 0*	86	DIO1
37	D/A GND	87	DIO2
38	D/A OUT1*	88	DIO3
39	PC +5 V	89	DIO4
40	AUXOUT0 / D/A PACER OUT	90	DIO5
41	AUXOUT1 / A/D PACER OUT	91	DIO6
42	AUXOUT2 / SCANCLK	92	DIO7
43	AUXIN0 / A/D CONVERT / ATRIG	93	CTR1 CLK
44	n/c	94	CTR1 GATE
45	AUXIN1 / A/D START TRIGGER	95	CTR1 OUT
46	AUXIN2 / A/D STOP TRIGGER	96	GND
47	AUXIN3 / D/A UPDATE	97	CTR2 CLK
48	AUXIN4 / D/A START TRIGGER	98	CTR2 GATE
49	AUXIN5 / A/D PACER GATE	99	CTR2 OUT
50	GND	100	GND

* = N/C on PCI-DAS6032

Measurement Computing Corporation
10 Commerce Way
Suite 1008
Norton, Massachusetts 02766
(508) 946-5100
Fax: (508) 946-9500
E-mail: info@mccdaq.com
www.mccdaq.com