




J1




J3




J5




J7




J2






J4



J6











J8



X Board

Copyright 2006	Engineer: NEA
SHEET: General IO	Author: GMA
TITLE: X-Board	Rev: D.0
Doc#: 500-120	Date: 12/14/2006
	Sheet: 1/4



X Board

Copyright 2006

SHEET: USB and Connctors

TITLE: X-Board

Doc#: 500-120

Engineer: NEA


Author: GMA

Rev: D.0


Date: 12/14/2006

Sheet: 2/4


Xilinx CoolRunner 2



JTAG Interface




Power



FB 1-4


IC3




FB 5-8

IC6


XC2C256/144-TQ144





FB 9-12



FB 13-16





CPLD Power Decoupling



X Board

Copyright 2006	Engineer: NEA
SHEET: Coolrunner 2 and decoupling	Author: GMA
TITLE: X-Board	Rev: D.0
Doc#: 500-120	Date: 12/14/2006
	Sheet: 3/4



X Board

Copyright 2006

Engineer: NEA

SHEET: Regulator and Current/Temp Meter

Author: GMA

TITLE: X-Board

Rev: D.0

Doc#: 500-120

Date: 12/14/2006

Sheet: 4/4