2017 MASTERs Conference

21037 AD2

The implementation of the OpenScope, a 1 MHz PIC32 MZ based IoT WiFi Oscilloscope, and more

MICROCHIP

Who am I?

Keith Vogel

Senior Hardware and Software Engineer

Keith.Vogel@Digilent.com

www.digilent.com

John Day

Technical Fellow, Field Applications Engineer
Hardware Firmware Optimization Group Leader

www.microchip.com

Technical Assistants

Larry Standage
Principal Applications Engineer

Keith Chamberlain
Embedded Solutions Engineer/FAE

MICROCHIP

www.microchip.com

Class Objectives

- How to use the OpenScope and its limitations.
- Hardware design overview of each instrument.
- Interleave ADCs to obtain a higher sampling rate.
- Use software calibration to reduce component cost and improve accuracy.

Class Objectives Continued

- Use DMA to off-load the CPU and improve performance.
- Trigger various Instruments
- Implement R2R Ladder DAC to create waveform generator.
- Communicate to OpenScope via WiFi HTTP or USB COM JSON interface.
- How to build OpenScope source.

Open Scope Agenda

- Open Scope Waveforms Live Demonstration
- Architecture
- Resource Allocation
- DC Outputs
- Precision Analysis
- Analog Inputs
- DMA Parallel Processing
- ADC Interleaving
- Logic Analyzer (LA)
- Scope Triggering
- Analog Waveform Generator (AWG)
- Priority and Stalling Consequences
- USB/Serial, UART Interface
- Open Scope Text Based Protocol
- Building the Sources

MICROCHIP
MASTERs 2017



OpenScope Features

$89.00

- 2 Oscilloscope channels with 12 bits at 2MHz bandwidth and 6.25 MS/s max sampling rate
- 1 function generator - 1MHz bandwidth @ 10 MS/s update rate
- 10 Logic Analyzer inputs or user programmable pins @ 10 MS/s update rate
- 2 User programmable power supplies supplying up to 50mA and ± 4V power
- WiFi or USB interface
- Browser-based WaveForms Live multi-instrument software

OpenScope Layout



MICROCHIP MASTERs 2017

OpenScope™

LC TANK DEMO





PIC® MCU based LC Tank







MICROCHIP MASTERs 2017

LC Tank Demo Board



2017 MASTERs Conference

Architecture

User Interface Communications

WaveForms Live

http://<PC IP>:42135
http://localhost:42135

Ethernet
WiFi
Local/Remote
Access

Digilent Agent
HTTP Server

http://<OS IP>:80

USB

WiFi

OpenScope

FTDI USB/Serial

OpenScope HTTP Server

Post Body: JSON Text
Scope Commands

COM/UART
JSON Text
Scope Commands

Common JSON
Command
Parser

Hardware Control



Major Components

- **Hardware**
  - PIC32MZ, MRF24 WiFi Radio, USB/Serial, uSD, Analog Circuits, Flywires
- **Firmware**
  - Instrument operation, Calibration, Communication, WiFi, Storage
- **Waveformslive (WFL)**
  - Brower Based UI (local and remote internet)
  - Native iOS and Android Apps
- **Digilent Agent (DA)**
  - USB/Serial Communication, Setup, Local/Remote Internet Connectivity

Hardware Block Diagram



Hardware Block Diagram



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

2017 MASTERs Conference

Resource Allocation

Resource Allocation



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

PIC32 Peripheral Resources

- PWM are used to drive offset voltages for the DCout, Analog In, and AWG. Also used for interleave ADC triggers.
- Timers are used to trigger ADCs, DMA transfers, PWMs, and Trigger delays
- DMA used to transfer ADC/AWG/LA and Serial Data without CPU utilization.

Resources

- **ADCs**
  - 4 Dedicated (Scope 1, 2), 8 Shared Calibration Feedback
- **ADC Digital Compares**
  - 2 ADC (Scope 1,2 High/Low Triggers), 4 Spares
- **PWMs**
  - 3 Offset, 2 ADC Interleave, 2 DC, 2 User
- **Timers**
  - 2 ADC, 1 DC/OC, 1 Offset/OC, 1 AWG/LA, 1 Trigger, 1 protocol, 2 spare

Resource Continued

- **DMAs**
  - 2 UART, 4 ADC (Scope 1,2), 1 AWG / LA, 1 Protocol
- **UARTs**
  - 1 COM (Digilent Agent), 1 Protocol, 4 spares
- **SPI**
  - 1 MRF24WG WiFi Radio, 1 µSD, 1 protocol, 1 unavailable, 2 spares.
- **External Interrupts**
  - 1 MRF24WG WiFi Radio, 3 External Triggers, 1 Protocol

DC Outputs

DC Outputs



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

OpAmps 101 a Refresher



$V_{Oac} = (-R_{fb} / R_{ac}) \bullet V_{ac}$

$V_{Opwm} = (-R_{fb} / R_{pwm}) \bullet V_{pwm}$

$V_{Obias} = (-R_{fb} / R_{bias}) \bullet V_{bias}$

$V_O = (-R_{fb} / R_{ac}) \bullet V_{ac} + (-R_{fb} / R_{pwm}) \bullet V_{pwm} + (-R_{fb} / R_{bias}) \bullet V_{bias}$

OpAmp Gain and Offset Math



$$V_O = (-R_{fb} / R_{ac})\bullet(V_{ac}-V_{ref})+(-R_{fb} / R_{pwm})\bullet(V_{pwm}-V_{ref})+(-R_{fb} / R_{bias})\bullet(V_{bias}-V_{ref})+V_{ref}$$

Let $A = (-R_{fb} / R_{ac})$; $B = (-R_{fb} / R_{pwm})$; $C' = (-R_{fb} / R_{bias})$

$$V_O = A\bullet V_{ac}+B\bullet V_{pwm}+C'\bullet V_{bias}-(A+B+C'-1)\bullet V_{ref}$$

$$V_O = (-R_{fb} / R_{ac})\bullet V_{ac} +(-R_{fb} / R_{pwm})\bullet V_{pwm} +(-R_{fb} / R_{bias})\bullet V_{bias} + (R_{fb} / R_{ac})\bullet V_{ref} +(R_{fb} / R_{pwm})\bullet V_{ref} +(R_{fb} / R_{bias})\bullet V_{ref} +V_{ref}$$

Let $C = C'\bullet V_{bias}-(A+B+C'-1)\bullet V_{ref} = (-R_{fb} / R_{bias})\bullet(V_{bias}- V_{ref}) - (A+B-1)\bullet V_{ref}$

$$V_O = A\bullet V_{ac}+B\bullet V_{pwm}+C$$

PWM, DC Outputs and Offsets



PWM Design Limits

- PWM has 330 unique values.
- The PWM output will be from 0 to Vcc (3.3v), so each PWM value corresponds to 10mV.
- The PWM internal clock runs at 100MHz, so the frequency of the PWM is 100MHz/330 = 303KHz
- All PWM analog design ranges are from 50 to 300 to allow for headroom calibration; center around 175

PWM Usage and Considerations

- **5 PWMs provide DC outputs and offsets.**
  - 2 DC output circuits
  - 3 offset circuits
    - 2 Analog-in offsets
    - 1 AWG offset
- **There are at least 2 filters, one close to the MCU so DC is routed about the board, one near its final usage to filter out crosstalk noise**
- **There is a setup time of approx 30 - 100ms; The software uses 500ms, about 500 time constants**

Most Circuits are described as Polynomials

- $\mu V = A \bullet D_{adc} + B \bullet D_{pwm} + C$
- **DC Feedback**
  - $\mu VDC_{out} = (595000000 \bullet D_{adc} - 409600000000 \bullet V_{Ref3.0}) / 241664$
- **DC Output**
  - $\mu VDC_{out} = -40{,}000 \bullet D_{pwm} + 7{,}000{,}000$
- **Analog Input**
  - $\mu V_{in} = (13{,}183{,}593.75 / R_{1Sx}) \bullet D_{adc} + (154{,}338{,}032 / R_{2Sx}) \bullet D_{pwm} - (27{,}000{,}000{,}000 / R_{2Sx})$
- **Waveform Generator (AWG)**
  - $\mu Vawg \approx -2987 \bullet D_{dac} - 11995 \bullet D_{pwm} + 3630161$
  - $\mu V_{PWM}Offset = -11995 \bullet D_{pwm} + 2099125$
    - Table Lookup – Best Fit for D_{dac}

DC Feedback: $V = A \bullet D_{adc} - B$

$$V_{adc} = (3/4096) \bullet D_{adc}$$
$$= (R_{124})(R_{128})/((R_{124})(R_{126})+(R_{126})(R_{128})+(R_{124})(R_{128})) \bullet DC_{out}$$
$$+ V_{Ref3.0} \bullet (R_{126})(R_{128})/((R_{124})(R_{126})+(R_{126})(R_{128})+(R_{124})(R_{128}))$$

$$D_{adc} = (4096/3)V_{adc} = (241664/595) \bullet DC_{out} + (81920/119) \bullet V_{Ref3.0}$$

OR

$$\mu VDC_{out} = (595000000 \bullet D_{adc} - 409600000000 \bullet V_{Ref3.0}) / 241664$$

For:

$DC_{out} = -5$; $D_{adc} = 34$; $V_{adc} = 0.02521V$;
$DC_{out} = 0$; $D_{adc} = 2065$; $V_{adc} = 1.5126V$;
$DC_{out} = 5$; $D_{adc} = 4096$; $V_{adc} = 3.0V$;



DC_{out}: $V = -A \bullet D_{pwm} + B$



$$DC_{out} = -R_{90} / (R_{87}+R_{88}+R_{87}) \bullet V_{CC3.3} / 330 \bullet D_{pwm} + V_{Ref1.5} \bullet R_{90} / (R_{87}+R_{88}+R_{87}) + (V_{Ref1.5} - V_{Ref3.0}) \bullet R_{90} / (R_{91}+R_{92}) + V_{Ref1.5}$$

$$DC_{out} = -0.04 \bullet D_{pwm} + 7$$

OR

$$\mu VDC_{out} = -40000 \bullet D_{pwm} + 7000000$$

A = 40000 ; B = 7000000

For:

$D_{pwm} = 50$; $DC_{out} = 5.0V$

$D_{pwm} = 175$; $DC_{out} = 0.0V$

$D_{pwm} = 300$; $DC_{out} = -5.0V$

DC_{out} Calibration

$$\mu VDC_{1out} = -A \bullet D_{1pwm} + B$$
$$-\mu VDC_{2out} = A \bullet D_{2pwm} - B$$

$$(\mu VDC_{1out} - \mu VDC_{2out}) = A \bullet (D_{2pwm} - D_{1pwm})$$

$$A = (\mu VDC_{1out} - \mu VDC_{2out}) / (D_{2pwm} - D_{1pwm})$$

$$B = \mu VDC_{1out} + A \bullet D_{1pwm}$$

$$A \approx 40000$$

$$B \approx 7000000$$

2017 MASTERs Conference

Precision Analysis

Precision Analysis



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

Where Precision and Accuracy is Needed

- The 3 volt reference is the most critical component.
- The MZ ADC must be accurate, the 3 volt reference must go directly and cleanly into the MZ ADC reference.
- Feedback circuits used to calibrate must be accurate and assumed to be true.

Where is Precision Needed



Where Accuracy is Not Needed

- **Resistor only need to be 5% and Capacitors 20%.**
  - We use 1% Resistors and 10% Capacitors
- **Voltages, including distributed voltage references are all measured and accounted for mathematically.**
- **Opamps only need to behave linearly.**

OpAmp Considerations

- **Use inexpensive OpAmps <50¢**
  - Common Mode Input Considerations
    - High input capacitance.
    - Not rail to rail, often as low as Vcc – 1.3v.
    - High input bias currents.
    - Non-linear input bias currents.
    - Non-linear as you approach input limits.
  - Output Considerations
    - Not rail to rail outputs.
    - Headroom drop-off; V_{out} = Vcc – HR(mA_{out}).

OpAmp Usage

- **Use inverting mode for AC signals**
  - Common Mode Input
    - Fixed operating input voltage, the reference voltage.
    - Constant input bias current.
    - Will not approach input limits.
    - Operate at ideal voltage, at or near Vcc /2
      - Most linear operation
- **May use non-inverting mode for DC**
  - Select an OpAmp with good Headroom/rail-to-rail characteristics, vs bandwidth: LMV324IDT.

2017 MASTERs Conference

Analog Inputs

Analog Inputs



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

Analog Input



Pseudo AC Coupling



- No AC coupling, direct DC coupling.
- Input offset bias via PWM8 allows for pseudo AC coupling.
- Small P2P offset signals can be centered on the MZs ADC input.

Typical Unity Gain Response



-3db ~2.9MHz

3/40 Gain



-3db ~3.5MHz

Analog In
$V = A \cdot D_{adc} + B \cdot D_{pwm} - C$

$$\mu V_{in} = (1000000)(3/4096)(R_{31}/R_{30})(R_{32}/R_{1Sx})D_{adc} + (1000000)(3.3/330)(R_{25}/(R_{22}+R_{23}+R_{25}))(R_{31}/R_{30})(R_{32}/R_{2Sx})D_{pwm} - (1000000)(R_{31}/R_{30})(R_{32}/R_{2Sx})VRef_{1.5}$$

$$\mu V_{in} = (13{,}183{,}593.75 /R_{1Sx})D_{adc} + (154{,}338{,}032.262752506903066414765 3/R_{2Sx})D_{pwm} - (27{,}000{,}000/R_{2Sx})$$

Gain 1; A = 732.4, B = 151,311.8, C = 26,470,588.2
Gain 1/4: A = 2,910.3, B = 112,655.5, C = 19,708,029.2
Gain 1/8: A = 5,833.4, B = 64,307.5, C = 11,250,000
Gain 3/40: A = 9,912.5, B = 15,433.8, C = 2,700,000

Calibration

Connect a DC_{out} to the analog input (V_{in})

Hold D_{pwm} constant, vary V_{in} via the DC_{out}

$$\mu V_{in1} = A \cdot D_{adc1} + B \cdot D_{pwm1} - C$$
$$-\mu V_{in2} = -A \cdot D_{adc2} - B \cdot D_{pwm1} + C$$
$$(\mu V_{in1} - \mu V_{in2}) = A \cdot (D_{adc1} - D_{adc2})$$

$$A = (\mu V_{in1} - \mu V_{in2}) / (D_{adc1} - D_{adc2})$$

Hold V_{in} constant, vary D_{pwm} :

$$\mu V_{in1} = A \cdot D_{adc1} + B \cdot D_{pwm1} - C$$
$$-\mu V_{in1} = -A \cdot D_{adc2} - B \cdot D_{pwm2} + C$$
$$0 = A \cdot (D_{adc1} - D_{adc2}) + B \cdot (D_{pwm1} - D_{pwm2})$$

$$B = A \cdot (D_{adc2} - D_{adc1}) / (D_{pwm1} - D_{pwm2})$$
$$C = A \cdot D_{adc1} + B \cdot D_{pwm1} - \mu V_{in1}$$

Question: How Good is the Uncalibrated Hardware?

a) Within 1%

b) Within 3%

c) Within 5%

d) Within 10%

e) Within 20%

f) Within 50%

g) Worse than 50%

Actual Instrument Results

```
OSC1 calibration constants
uVin = (A)(Dadc) + (B)(pwm) - (C)
Parameters for Gx = 1
A: Actual:      731,     Ideal:      733,     %Error   +0.27
B: Actual:   150564,     Ideal:   151312,     %Error   +0.49
C: Actual: 26479038,     Ideal: 26470588,     %Error   -0.03

Parameters for Gx = 2
A: Actual:     2906,     Ideal:     2911,     %Error   +0.17
B: Actual:   111801,     Ideal:   112656,     %Error   +0.76
C: Actual: 19661659,     Ideal: 19708029,     %Error   +0.24

Parameters for Gx = 3
A: Actual:     5807,     Ideal:     5835,     %Error   +0.48
B: Actual:    63670,     Ideal:    64308,     %Error   +0.99
C: Actual: 11193353,     Ideal: 11250000,     %Error   +0.50

Parameters for Gx = 4
A: Actual:     9855,     Ideal:     9915,     %Error   +0.61
B: Actual:    15392,     Ideal:    15434,     %Error   +0.27
C: Actual:  2707878,     Ideal:  2700000,     %Error   -0.29


OSC2 calibration constants
uVin = (A)(Dadc) + (B)(pwm) - (C)
Parameters for Gx = 1
A: Actual:      736,     Ideal:      733,     %Error   -0.41
B: Actual:   151054,     Ideal:   151312,     %Error   +0.17
C: Actual: 26530532,     Ideal: 26470588,     %Error   -0.23

Parameters for Gx = 2
A: Actual:     2905,     Ideal:     2911,     %Error   +0.21
B: Actual:   112259,     Ideal:   112656,     %Error   +0.35
C: Actual: 19713124,     Ideal: 19708029,     %Error   -0.03

Parameters for Gx = 3
A: Actual:     5832,     Ideal:     5835,     %Error   +0.05
B: Actual:    64122,     Ideal:    64308,     %Error   +0.29
C: Actual: 11249854,     Ideal: 11250000,     %Error   +0.00

Parameters for Gx = 4
A: Actual:     9901,     Ideal:     9915,     %Error   +0.14
B: Actual:    15501,     Ideal:    15434,     %Error   -0.43
C: Actual:  2711626,     Ideal:  2700000,     %Error   -0.43
```

Open Scope Agenda

- Open Scope Waveforms Live Demonstration
- Architecture
- Resource Allocation
- DC Outputs
- Precision Analysis
- Analog Inputs
- **DMA Parallel Processing**
- ADC Interleaving
- Logic Analyzer (LA)
- Scope Triggering
- Analog Waveform Generator (AWG)
- Priority and Stalling Consequences
- USB/Serial, UART Interface
- Open Scope Text Based Protocol
- Building the Sources

DMA Parallel Processing

15 Minute Break

MICROCHIP

DMA Usage



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

DMA Usage

- DMA allows for background processing freeing the CPU to do other things.
- DMA works in parallel with the CPU
- DMA can be triggered on any interrupt (event) and doesn't require interrupt routines (ISRs).
- DMA can access peripherals and memory at speeds well surpassing the CPU or ISRs.

PIC32 Cache Considerations

- Default memory allocation is in memory section KSEG0 whose data can be stored in the cache.
- The CPU cache is not updated when data is transferred via DMA.
- DMA Buffers must be allocated in the KSEG1 region whose data will NOT be stored in the cache.
- Cache coherency must be considered.

DMA Observations

- **DMA Transfers To/From Non-Cached Memory**
  - Declare buffers as __attribute__((coherent)) to ensure the compiler creates KSEG1 (non-cached) references to the Memory.
  - If reading from cached memory (normal addressing) you may not get the correct values.
  - A trick is to memcpy() to/from KSEG0/KSEG1 to ensure both cached and non-cached memory is the same; however this will slow down your code.
  - MPLAB® X IDE only sees cached memory, irrespective of the addressing mode you select.

DMA Observations (continued)

- **Max Cell Triggering <15MT/s**
  - Reduces to about 10MT/s when using multiple DMA channels
  - Triggers are missed if triggered too fast
- **Max DMA Block Size <64K**
  - Destination/Source size of 64K (set to a value of 0) degrades DMA performance substantially and interferes with other channels.
- **All Cell Transfers are Serialized**
  - The highest priority DMA stalls all other channels during the cell transfer time.
  - Irrespective of the buses in use.

2017 MASTERs Conference

ADC Interleaving

ADC Interleaving



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

Interleaving ADCs



ADC Observations

- **Toss the First Conversion**
  - For an unknown reason, whenever the ADC sit unused for a few milliseconds, the first conversion will be off. The solution is to run the ADC and toss one or more conversions.
- **ADCs OC event is on OCxR Match**
  - The OC documentation says the interrupt is on the failing edge of the OC, or on OCxRS Match; but the ADC is connected directly to the rising edge of the OC.

Correct Interleaving



Improper Interleaving timing



Interleaving out of Sync



2017 MASTERs Conference

Logic Analyzer

Logic Analyzer



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

Logic Analyzer



Timer 7 and DMA 7 are shared with the AWG

LA Limitations

- **Maximum Sample rate is 10MS/s**
  - The max speed we can trigger a DMA off of a timer is 10MS/s before saturating the DMA trigger.
  - IO Bus is capable of running at 50MS/s. However, only 1 DMA cell transfer can run at a time and running the LA at 50MS/s would stall all other DMAs, including the UART DMA which would stop all communication.
- **Must run at highest DMA priority**
  - To ensure that transfers are not stalled by other DMAs or skew sample timing.

2017 MASTERs Conference

Scope Triggering

Scope Triggering



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

Trigger Components



- Trigger: Where the trigger conditions are met. This is also the time reference to all acquired data.
- Point of Interest (POI): The users focal point within the data. Usually the center of the scope trace. This is where the user wants to see the signal.
- Trigger Delay: The Positive or Negative time between POI and the trigger.
- Requested Buffer: The data requested for display. The POI is “usually” scrolled to the center of this buffer.
- Time synchronization is always referenced to the trigger, the display buffer is referenced/scrolled to the POI.

Acquisition Buffer



- DMA destination size is 65532 bytes, or 32766 samples (32638+64+64) of 16bit ADC data.
- DMA has a maximum destination size of 65536 bytes, but when a full 65536 is specified the DMA “freaks-out” and causes massive DMA stalls. We reduce by 4 bytes to “back-off” the maximum.
- 64 samples (128 bytes) are used as additional pre-trigger samples to warm-up the ADC and to ensure good data is in the buffer.
- 64 samples (128 bytes) are used as overrun slop to allow for additional DMA transfers between when the termination timer fires and the interrupt routines stops DMA transfers.
- The WFL request buffer overlays the start of the Acquisition Buffer.

Trigger Implications



- Because it is not know when the Trigger will occur, acquisition must run continuously before the trigger.
- Acquisition must run without the trigger enabled to ensure the minimum pre-trigger data is collected.
- Acquisition must continue to run until all post trigger data is collected.

Trigger/POI Implications



- Cannot have POI any further back than your acquisition buffer size.



- If POI is delayed more than your acquisition buffer size, the Trigger will not be retained.

Timing, Acquisition Termination



- If the positive delay is larger than the acquisition buffer, timing between the trigger to the POI must be maintained. Modulo math is used to maintain timing of the trigger and POI. All timing is based off of the trigger.
- End of Acquisition is usually after the POI to fill out the display. The termination timer determines when acquisition stops.
- Trigger and POI indexes in the requested buffer are pre calculated. The actual modulo trigger (and data) is scrolled to the pre calculated trigger index in the buffer at the end of acquisition.

Oscilloscope Threshold Triggers

- **Uses ADC hardware Digital Comparator and Interrupts**
- **Rising Edge,** (falling Edge, Thresholds switched)
  - Interrupt 1, below lower threshold.
  - Interrupt 2, above upper threshold.
    - This is the trigger, DMA pointers saved.
    - Delay Timer9 is started.
    - Search back in buffer for actual trigger.
  - Interrupt 3, Timer9 expires.
    - Acquisition has ended.
    - All DMA transfers are stopped.

Logic Analyzer Change Notice Triggers

- **Uses I/O Port Change Notice and Interrupts**
- **Rising/Falling/Either Edge**
  - Interrupt 1, does not exist.
  - Interrupt 2, Change Notice Event.
    - This is the trigger, DMA pointers saved.
    - Delay Timer9 is started.
    - Search back in buffer for actual trigger.
  - Interrupt 3, Timer9 expires.
    - Acquisition has ended.
    - All DMA transfers are stopped.

Supported Triggers

- **Oscilloscope**
  - Rising or Falling Edge Triggers.
  - Rise / Fall Time with lower and upper threshold.
  - By default WFL sets the lower threshold 30mV below the upper threshold.
- **Logic Analyzer**
  - Rising, Falling, or Either Edge Triggers.
  - 10 LA signal channels.
  - Any combination of LA pins can be Triggers.
  - Pattern matching is not supported.

Multi-Instrument Timing



Multi-Instrument Compensation

- **All OSC data in the acquisition buffer is 320ns later than data in the LA buffer.**
  - The conversion time of the ADC, 1/3,125,000
  - To sync the data, we must move the OSC back 320ns, or the LA forward 320ns when comparing the 2 buffers.
- **The ISR synchronizes the DMA pointers.**
  - All DMA pointers for all instrument acquisition buffers are snapshot. Then time adjusted for the OSC/LA.
  - The ISR must look back in the buffer to find the actual trigger. All other instrument pointers must be adjusted.
  - At very low sample rates (T-SAMP >> T-Prolog) it is possible that the LA ISR can execute before the DMA transfers the data to RAM. The PORT register must be considered when finding the actual trigger.

2017 MASTERs Conference

Analog Waveform Generator (AWG)

Analog Waveform Generator (AWG)



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

Function Generator



AWG: $V = -A \cdot D_{dac} - B \cdot D_{pwm} + C$

$$Vout = -R_{64}/(R_{60}+R_{62}+R_{63}) \cdot V_{cc} \cdot D_{dac}/1024 - R_{64}/(R_{57}+R_{58}+R_{59}) \cdot V_{cc} \cdot D_{pwm}/330 + R_{64}/(R_{60}+R_{62}+R_{63}) \cdot VRef_{1.5} + R_{64}/(R_{57}+R_{58}+R_{59}) \cdot VRef_{1.5} + (VRef_{1.5} - VRef_{3.0}) \cdot R_{64}/(R_{66}+R_{67}) + VRef_{1.5}$$

$$Vout = -4125/4450/1024 \cdot V_{cc} \cdot D_{dac} - 4125/3439/330 \cdot V_{cc} \cdot D_{pwm} + 2.130161 + 1.5$$

$A \approx 0.002987$; $B \approx 0.011995$; $C \approx 3.630161$

$$\mu Vout \approx -2987 \cdot D_{dac} - 11995 \cdot D_{pwm} + 3630161$$

$-2987 \cdot D_{dac}$ Implemented via best fit table lookup

μV_{PWM}Offset = 0; When $D_{pwm} = 175$;

$$\mu V_{PWM}Offset = -11995 \cdot D_{pwm} + 2099125$$

AWG Calibration

- Only the PWM Offset Coefficients are calibrated.
- Coefficient for the R2R ladder is NOT calibrated.
- Each voltage code is applied and then read via the feedback network.
- The read codes are sorted.
- A best fit sorted lookup table is used to determine which code to use for a specific voltage.

Waveform Generator



R2R Ladder is not Precise

- **Only 1% resistors are used.**
- **It is possible to have missing codes.**
  - For example if when switching from 0x1FF to 0x200 if that step is greater than 3mv, there is no way to pick up the missing LSB.
- **There is a propagation delay through the ladder that causes switching spikes.**
  - Most noticeable when switching from/to 0x1FF <-> 0x200

Accommodate Missing Codes





RLI=RL+R62+R63=1150
R66+R67=(510/389)(RLI)=5834
R57+R58+R59=(17/22)(RLI)=3439
R64=(10/11 RLI)+2%=(51/55)(RLI)=4126

Transmission Delay in the R2R Ladder



Simulated Transmission Delay



Actual Transmission Delay



Or you can buy a DAC

50kHz Sine, 200mVpk-pk, 100mV/div, (1000 unit pricing)
blue – DAC7822 ($4.28)
yellow – AD5405 ($6.62)



OpenScope R2R Ladder/MCP6H91 ($1.06)



Open Scope Agenda

- Open Scope Waveforms Live Demonstration
- Architecture
- Resource Allocation
- DC Outputs
- Precision Analysis
- Analog Inputs
- DMA Parallel Processing
- ADC Interleaving
- Logic Analyzer (LA)
- Scope Triggering
- Analog Waveform Generator (AWG)
- **Priority and Stalling Consequences**
- USB/Serial, UART Interface
- Open Scope Text Based Protocol
- Building the Sources

Priority and Stalling Consequences

15 Minute Break

Priority and Stalling



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

DMA Stalling

- Experimentally, maximum cell transfer top out at <15MTrig/s, and more like 10MTrig/s if multiple DMAs are in use. Cell transfer triggers are missed (not queued) if the trigger rate is exceeded.
- Only the highest priority DMA cell transfer will run at a time regardless of busses in use; all other DMAs will stall.
- Various system busses have different DMA speeds. IO Bus at 50MTran/s, RAM to RAM at 100MTran/s.
- A transfer is the cell size or 32bits, whichever is smaller.
- The current transfer will complete before a higher priority DMA will be allowed to run.

DMA Priority

- **Top priority to the AWG & LA (10MT/s)**
  - In order to read (LA) or write (AWG) samples at extremely regular rates, the AWG/LA must not be stalled. Stalls cause distortions in the waveform.
  - Both the AWG and LA use the IO bus and have top priority, so they can not run at the same time, or one would stall the other.
- **Next priority to Analog-In (3.125MT/s)**
  - We have up to the conversion time, 320ns, for the DMA to transfer the ADC result to RAM.
- **UART has lowest priority (139kT/s)**
  - The UART has an 8 byte FIFO and runs at 139kTran/s. There is lots of time to keep up.

Interrupt Priorities

- **Minimal interrupts in the system**
  - Trigger Interrupts
    - Priority 7, Trace competition interrupt on TMR9.
    - Priority 6, Trigger detection interrupt
      - OSC, Digital Compare threshold INT.
      - LA, Change Notice INT.
    - Priority 5, OSC pre-threshold INT.
  - WiFi Interrupt
    - Priority 3, MRF24 WiFi Data Ready INT.

2017 MASTERs Conference

USB/Seral, UART Interface

USB / Serial Interface



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

USB/Serial, UART Interface

- **FTDI FT232RQ USB/Serial Converter.**
  - Offloads the USB stack to the FTDI chip.
  - Runs at 1.25MBaud, 139kB/s.
  - Requires USB 2.0 High Speed or better.
  - Provides text communication via Terminal.
    - Menu Mode
    - JSON Mode
  - Negotiates 500mA on the USB bus.
  - Provides the board Serial Number during enumeration in Device Instance Path / Parent

DMA and the UART



2017 MASTERs Conference

OpenScope Text Based Protocol

Text Based Protocol



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

Text Based Protocol

- **Serial and Web Based JSON Commands**
  - Comprehensive JSON/text command set
  - HTTP/HTML Post interface
    - JSON command set in body of Post
  - Serial/COM interface
    - Identical JSON command set sent as serial text.
- **Serial based Debug Prints**
  - Informative debug prints for manual observation of operation.
- **Serial based Menus**
  - Primarily used for early development; later replaced by the JSON commands.

Example JSON Command

Command:

```
{"awg": {"1": [{"command": "getCurrentState"}]}}
```

Response:

```
{
        "awg": {
                "1": [{
                        "command": "getCurrentState",
                        "statusCode": 0,
                        "wait": 0,
                        "state": "running",
                        "waveType": "sine",
                        "actualSignalFreq": 1000000,
                        "actualVpp": 3000,
                        "actualVOffset": 0
                }]
        }
}
```

Terminal/JSON/Command Demo

```
{
   "awg": {
      "1": [{
         "command": "getCurrentState"
      }]
   }
}
```

```
{
   "awg": {
      "1": [{
         "command": "getCurrentState",
         "statusCode": 0,
         "wait": 0,
         "state": "running",
         "waveType": "sine",
         "actualSignalFreq": 1000000,
         "actualVpp": 3000,
         "actualVOffset": 0
      }]
   }
}
```

USB/Serial



2017 MASTERs Conference

OpenScope HTTP Interface

HTTP Interface



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

HTTP Server and Network Stack

- **The OpenScope implements a simple HTTP Server.**
  - Presented in the 2014 18020 EWN MASTERs class.
  - Supports static web content stored on the uSD card.
  - Supports dynamic content implemented in code.
  - Runs on the Digilent deIP™ Network Stack.
  - Provides the web based interface to the OpenScope.

Postman Web Demo



2017 MASTERs Conference

Connectivity, WiFi, Hotspots, and Isolation

WiFi, Hotspots, and Isolation



PIC32 Resource Usage Summary Table

PWM / OC	9 of 9
Timers	7 of 9
INTs	5 of 5
SPI	3 of 6
UART	2 of 6
I2C	1 of 5
DMAs	9 of 8
Dedicated ADCs	4 of 5
Shared ADCs	8 of 43
Digital Compare	2 of 6
Digital Filters	1 of 6

Connecting to WFL

- http://waveformslive.com
  - Downloads WFL off of the Digilent Servers
- **http://<OpenScope IP>**
  - Directs to the OpenScope for content.
  - Returns a redirect to http://waveformslive.com
    - The redirect page is stored in flash, there is no need for an uSD card to be present.
    - If the redirect fails, WFL will be served up from the OpenScope uSD, if present.
- **http://<OpenScope IP>/index.html**
  - Forces downloading WFL from the OpenScopes uSD card, if present.

WiFi, Hotspot, and Isolation

- **The OpenScope can serve-up WFL.**
  - If WFL is stored on the OpenScope's uSD card.
- **WFL works on most Phone Browsers.**
  - Your phone can be WFL's UI.
- **The OpenScope can connect to your phone's Hot Spot for local connectivity.**
  - World Wide Internet access is not needed.
- **Complete electrical isolation when powering the OpenScope off of a USB battery.**
  - Use your OpenScope on a deserted island.

Stand-a-lone Operation



2017 MASTERs Conference

Open Source Hardware and Software

The OpenScope is Open Source

- **Firmware is fully open source.**
  - Source is free and available on request.
  - All firmware is under MIT or BSD2.
  - There is no GPL/LGPL or other infectious licenses in the firmware.
  - Code can be used for commercial applications without the requirement to source 3rd party proprietary code. Attribution is required.
- **Complete Schematics are available.**
  - Schematics are posted on our product page.
  - Hardware design is under creative commons.
  - Project/Gerber files are not available.

2017 MASTERs Conference

MPLAB® X IDE Build Environment

MPLAB® X IDE project

- **The OpenScope builds as a Native MPLAB® X IDE Project.**
  - In MPLAB® X IDE, Open the OpenScope.X project in the OpenScope directory.
  - If you added the OpenScope directory to your Arduino IDE Sketchbook, you can open the X project directly from the OpenScope directory.
- **Install MPLAB® XC32 1.43 compiler.**
  - Install MPLAB® XC32 1.43 or newer (free) compiler and assign that compiler to the project.
  - Or use the MPLAB® XC32 1.43 compiler that installed with the Digilent Arduino Core.

MPLAB® X IDE Considerations

- **When you program from MPLAB® X IDE, all flash is erased.**
  - You will lose calibration and WiFi information stored in flash. You will have to recalibrate and re-add WiFi information.
    - If you use a uSD card, you can save your calibration and WiFi data to the uSD card and you will not have to restore these each time you program. However, your WiFi passphrase will be easily accessible/readable on the uSD card.
  - The project programs the OpenScope's bootloader so you will not lose the bootloader.

Hardware Programmer

When plugging in the hardware programmer, make sure pin 1 of the programmer, lines up with the square pin on the ICSP connector, JP2.



2017 MASTERs Conference

Arduino IDE Build Environment

Building with the Arduino IDE

- **Install the Arduino IDE 1.6.9**
  - Newer versions of the IDE may not work.
    - When Arduino.cc and Arduino.org remerged their IDEs, the IDE regressed and does not build subdirectories properly.
- **Install the Digilent Arduino Core**
  - In the Arduino IDE Preferences->Additional Board Managers URLs add:
    - https://s3-us-west-2.amazonaws.com/digilent/Software/Digilent_Core/package_digilent_index.json
  - In the Arduino IDE Tools->Board->Boards Manager
    - Install the Digilent Core

Arduino IDE Considerations

- **The OpenScope uses nothing from the Digilent core, almost!**
  - The OpenScope sketch is stand-a-lone, nothing from the core is brought in, except, crti.S.
    - When building from MPLAB® X IDE, X provides this file. The Digilent Core, and X provided crti.S are functionally equivalent.
    - Unfortunately, the core is still compiled.
  - OpenScope.ino has no code in it.
    - However, Arduino always compiles the sketch's .ino file; it still must compile for the OpenScope.
    - The .ino file implicitly includes Arduino.h; however, this contributes nothing to the code.

MPLAB® XC32 Considerations

- **Both the Digilent Arduino toolchain and MPLAB® X IDE toolchain use the official Microchip MPLAB® XC32 compiler.**
  - Unlike the chipKIT core that uses a special chipKIT compiler, the Digilent core uses the same MPLAB® XC32 compiler as MPLAB® X IDE native builds.
  - The MPLAB® XC32 compiler is used with the –mnewlib-libc option to force the usage of the open source newlib runtime libraries.
  - By default the OpenScope is compiled without optimizations, so the “free” MPLAB® XC32 is used.
  - Both X/Arduino builds generate substantially the same code. (build order and placement may vary).

Resource Links

OpenScope Resource Links

- Digilent: www.digilent.com
- Microchip: www.microchip.com
- Arduino: www.Arduino.cc
- General OpenScope Documentation: https://reference.digilentinc.com/reference/instrumentation/openscope-mz/start

- **OpenScope Firmware:** https://reference.digilentinc.com/reference/instrumentation/openscope-mz/previous-versions

OpenScope Resource Links

- Firmware Source: https://github.com/Digilent/openscope-mz
- Waveformslive Browser Page: https://www.waveformslive.com
- Waveformslive Documentation: https://reference.digilentinc.com/reference/software/waveforms-live/start
- Digilent Agent: https://reference.digilentinc.com/reference/software/digilent-agent/start
- PIC32MZ: http://www.microchip.com/wwwproducts/en/PIC32MZ2048EFG124

OpenScope Resource Links

- MPLAB® X IDE (3.60 or newer): http://www.microchip.com/mplab/mplab-x-ide
- XC32 Compiler (1.43 or newer): http://www.microchip.com/mplab/compilers
- Arduino IDEs (1.6.9) https://www.arduino.cc/en/Main/OldSoftwareReleases#previous
- Digilent Arduino Core https://s3-us-west-2.amazonaws.com/digilent/Software/Digilent_Core/package_digilent_index.json

Open Scope Summary

- Open Scope Waveforms Live Demonstration
- Architecture
- Resource Allocation
- DC Outputs
- Precision Analysis
- Analog Inputs
- DMA Parallel Processing
- ADC Interleaving
- Logic Analyzer (LA)
- Scope Triggering
- Analog Waveform Generator (AWG)
- Priority and Stalling Consequences
- USB/Serial, UART Interface
- Open Scope Text Based Protocol
- Building the Sources

MICROCHIP MASTERs 2017

Hope you enjoyed our class..

2017 MASTERs Conference

Appendix

2017 MASTERs Conference

Waveformslive Brower Based User Interface

Waveformslive (WFL) Browser Based UI

- **Written using:**
  - TypeScript, strict superset of JavaScript.
  - Uses the Flot Graphics Package.
  - Ionic 2, built on Angular 2 and utilizes Apache Cordova.
  - Cordova supports the creation of native applications to Android, iOS, Windows, and more.
- **Targets PCs, Tablets, and Phones.**
- **Runs on most Browsers**
  - Chrome, Edge, Firefox, Safari

WFL Communications

- **HTTP Posts with an HTML body containing OpenScope JSON commands.**
- **Binary data is transferred using the HTTP Chunked Transfer Encoding.**
- **Communicates to the Digilent Agent in an identical manner as the OpenScope; with HTTP Post messages.**
  - The Digilent Agent supports a config URL where HTTP Posts with Digilent Agent specific JSON commands can be interpreted.

2017 MASTERs Conference

Digilent Agent

Digilent Agent (DA)

- **A local HTTP server forwarding OpenScope commands over the USB/Serial/COM interface.**
  - Same HTTP protocol as the OpenScope.
  - Written in QT for cross-platform support.
    - Runs on Windows, MAC, and Linux
- **Started out as the OpenScope Configuration Utility to configure WiFi and calibration.**
  - Configuration commands were designed as OpenScope JSON commands.
  - The DA can forward on any and all WFL commands enabling USB/Serial connectivity to the OpenScope.

Digilent Agent, Not Just for the OpenScope; Looking Forward

- **The DA can convert to other interfaces and protocols.**
  - The JSON command set is generic to instrumentation, not specific to the OpenScope
  - The JSON commands can be translated into Analog Discovery commands and connected to the Analog Descovery via its native Adept protocol.
- **WFL can be developed as a generic instrumentation Browser Based UI for many instruments**
- **LabVIEW can connect to the DA and communication easily to the AD2 and/or OpenScope.**

Enabling WiFi/Internet Connectivity with the DA

- **The DA runs as an HTTP server on the PC.**
  - The PC is connected to the internet.
  - Anything that is connected to the internet can communicate to the DA.
  - Could make a less expensive OpenScope with no WiFi module and still talk WiFi to it through a DA. Also could enable WiFi access to the AD2.
- **WFL is a Web Based Application**
  - It is connected to the internet and can communicate with any or many DAs on the internet.
  - Could support multiple instruments over a range of PCs. This could be useful for data collection over a widely distributed instrumentation network.

LC Tank Examples

LC Tank Board Test Points



LC Tank Schematic and Setup



Demo Procedure:

- Type www.waveformslive.com and connect to OpenScope via Digilent Agent to start GUI:



- Review instruments (time base, trigger, OSC1/2, Wavegen, Digital Logic Analyzer, DC Power)



Waveform Generator Demo

- Connect AWG to OSC1, set AWG to 100 Khz, 3V P-P, sine Wave



- Increase frequency to 1 Mhz

- Observe ~6 sample points per cycle (1 Mhz input, 6.25 Ms/S)



- Press "Single" and observe captured waveforms on OSC1



Oscilloscope and FFT Demo

- Connect Power, Ground and OSC1 to LC, OSC2 to Comparator output
- Disable waveform generator
- Set OSC1 to 200 mV
- Set OSC2 to 1V
- Set time base to 2 uS/Division

- Observe FFT:



- Compare to board measured frequency in terminal program

```
Peak = 891 Diff = 6 0%, LC = 1569 Freq = 401470 Hz Diff = 569 0%
```

- Add metal and show frequency change.

Logic Analyzer Demo

- Connect OSC2 to op-amp output:



- Connect logic analyzer to UART TX pin and PROX pins
- Turn on LA 1 and LA2 channels

- Observe serial mixed signal UART LC tank / op-amp data in one place.



2017 MASTERs Conference

Legal

LEGAL NOTICE

SOFTWARE:

You may use Microchip software exclusively with Microchip products. Further, use of Microchip software is subject to the copyright notices, disclaimers, and any license terms accompanying such software, whether set forth at the install of each program or posted in a header or text file.

Notwithstanding the above, certain components of software offered by Microchip and 3rd parties may be covered by "open source" software licenses – which include licenses that require that the distributor make the software available in source code format. To the extent required by such open source software licenses, the terms of such license will govern.

NOTICE & DISCLAIMER:

These materials and accompanying information (including, for example, any software, and references to 3rd party companies and 3rd party websites) are for informational purposes only and provided "AS IS." Microchip assumes no responsibility for statements made by 3rd party companies, or materials or information that such 3rd parties may provide.

MICROCHIP DISCLAIMS ALL WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, INCLUDING ANY IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY DIRECT OR INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND RELATED TO THESE MATERIALS OR ACCOMPANYING INFORMATION PROVIDED TO YOU BY MICROCHIP OR OTHER THIRD PARTIES, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBLITY OF SUCH DAMAGES OR THE DAMAGES ARE FORESEEABLE. PLEASE BE AWARE THAT IMPLEMENTATION OF INTELLECTUAL PROPERTY PRESENTED HERE MAY REQUIRE A LICENSE FROM THIRD PARTIES.

TRADEMARKS:

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.