




Arty S7

Xilinx Digilent Inc. CE ROHS Chinese ROHS







- Foot
- F1
- Foot
- F2
- Foot
- F3
- Foot
- F4

Title Arty S7		Rev A.0 Copyright 2016
Circuit PMOD, BTN, SWTs	Doc# 500-352	
Engineer MTA	Author GMA	
Date 12/13/2016	Sheet# 1 out of 11	




Title		Rev
Arty S7		A.0
		Copyright 2016
Circuit	LEDs	
Doc#	500-352	
Engineer	MTA	
Author	GMA	
Date	12/13/2016	
Sheet#	2 out of 11	






NOTE: CK_A10 and CK_A11 are Digital I/O only!







Note: Terminate N signals next to Analog Header

Title		Rev
Arty S7		A.0
Circuit		Copyright 2016
ChipKIT IO		
Doc#	500-352	
Engineer	MTA	
Author	GMA	
Date	12/13/2016	
Sheet#	3 out of 11	




IC1B




IC1C

Title		Rev
Arty S7		A.0
Circuit		Copyright 2016
FPGA Banks		
Doc#	500-352	
Engineer	MTA	
Author	GMA	
Date	12/13/2016	
Sheet#	4 out of 11	






IC1E




Title		Rev	
Arty S7		A.0	
Circuit		Copyright 2016	
FPGA Banks			
Doc#	500-352		
Engineer	MTA		
Author	GMA		
Date	12/13/2016		
Sheet#	5 out of 11		







Title Arty S7		Rev A.0 Copyright 2016
Circuit CONFIG, SPI FLASH		
Doc#	500-352	
Engineer	MTA	
Author	GMA	
Date	12/13/2016	
Sheet#	6 out of 11	





Title		Rev
<h1>Arty S7</h1>		<h1>A.0</h1>
		Copyright 2016
Circuit	FPGA Power	
Doc#	500-352	
Engineer	MTA	
Author	GMA	
Date	12/13/2016	
Sheet#	7 out of 11	





Title		Arty S7		Rev		A.0	
Circuit		DDR3		Author		GMA	
Doc#		500-352		Date		12/13/2016	
Engineer		MTA		Sheet#		8 out of 11	
Author		GMA					
Date		12/13/2016					

1

2

3

4

A

A

B

B

C

C

D

D

This page intentionally left blank.


Title		Arty S7		Rev		A.0	
Circuit				Copyright		2016	
Doc#		500-352					
Engineer		MTA					
Author		GMA					
Date		12/13/2016					
Sheet#		9 out of 11					

1

2








3

4



Title		Rev
Arty S7		A.0
		Copyright 2016
Circuit	Power Regulation	
Doc#	500-352	
Engineer	MTA	
Author	GMA	
Date	12/13/2016	
Sheet#	10 out of 11	





Title Arty S7		Rev A.0 Copyright 2016
Circuit Power Regulation		
Doc#	500-352	
Engineer	MTA	
Author	GMA	
Date	12/13/2016	
Sheet#	11 out of 11	