Note: Terminate N signals next to Analog Header
Note: Extra capacitors are no load on 35T
NOTE: REF_CLK In Mode (ETH_REF_CLK = 25MHz)

NOTE: PHY MDIO Address = 00001
This page intentionally left blank.