

Petalinux and OpenCL

Adam Taylor



Session 1	Session 2	Session 3	Session 4
Introduction to	Processing in	Embedded Linux	Accelerating
Xilinx FPGA	Xilinx FPGA		Solutions



History of PetaLinux

Linux was created as a free version of Unix for the x386 Intel CPU by Linus Torvalds in 1991

Linux was ported to ARM in 1994 on the Acorn processor which was not embedded

The first embedded project that Linux was ported to is unclear, it is believed to have been an x86 variant in 1997


2012 Xilinx acquires embedded Linux company: PetaLogix

PetaLinux first public release in 2013

Yocto build system utilized since version 2016.3



Linux Elements



Linux Build tools: PetaLinux, Yocto, OpenEmbedded, buildroot Other tool chains: Linaro, GCC mainline



What is PetaLinux? (a set of tools)

Petalinux Tools enable, build and customization of


- » First Stage Boot Loader
- » U-Boot (Second Stage Boot loader)
- » Linux Kernel and Device Tree
- » Root File System User Applications, Libraries and Kernel Modules

PetaLinux is a build tool, all component can be built without PetaLinux if sufficiently experienced

Components from other build processes can be integrated



PetaLinux Tools Flow





Petalinux Multitasking Capabilities

Embedded Linux (like Linux) is a multi-tasking multi-user operating system » On the Arty Z7 there are two cores, on Gensys ZU there are four APU cores

Petalinux multitasking means:

- » Fast (Two, 32-bit or Four 64-bit cores) but not a real-time OS (RTOS)
- » If your application requires real-time, use the MicroBlaze or R5 cores. These core cannot run PetaLinux but can run FreeRTOS etc.
- » Communication between the A9, A53 (PetaLinux) and MicroBlaze, R5 (FreeRTOS etc.) can use OpenAMP
- » Even though PetaLinux is not a pure RTOS it can still be used for many applications (with careful system architecture, design and expectations)



Creating a PetaLinux Project

lardware	Platform: Vivado/IPI
	Vivado/IPI
	 Create a new Project; Add PS and configure; select TTC; and other peripherals as per spec. Generate bitstream Export hardware to SDK
Software	Platform: Create PetaLinux Project
	Linux Host Command Line
	<pre>\$ petalinux-create -type project -template zynq -name <project root=""></project></pre>
Software	Platform: Configure project to match the hardware
	Linux Host Command Line
	\$ cd <hardware proj="">/<path directory="" export="" sdk="" to=""></path></hardware>
	<pre>\$ petalinux-config -get-hw-description -p <petalinux project=""></petalinux></pre>
Optional:	Configure top-level system settings and kernel
	Linux Host Command Line From <petalinux project=""> directory:</petalinux>
	\$ petalinux-config
	Optional: Configure kernel and rootfs:
	Optional: Configure kernel and rootfs: \$ petalinux-config –c kernel

Select BSP or import from Vivado



Configure

Configuring a PetaLinux Project

Build Sys	stem Image	 KernelApplications
	Linux Host Command Line	• System settings
	\$ cd <petalinux project=""></petalinux>	
	\$ petalinux-build	
	Generate BOOT.BIN image	
	<pre>\$ petalinux-packagebootfsbl <fsbl image="">fpga <fpga bitstream="">u-boot</fpga></fsbl></pre>	
Boot Lin	Boot image binary [Linux Kernel/U-Bo	
Boot Lini	[Linux Kernel/U-Bo	
Boot Lini	UX on Zynq UltraScale+ MPSoC	
Boot Lini	UX ON Zynq UltraScale+ MPSoC	
Boot Lini	Linux Kernel/U-Bo Linux Kernel/U-Bo Set jumpers on the board appropriately to match the boot mode Via SD Card: Copy BOOT.BIN, image.ub to an SD card	



Vitis




 $^{
m \odot}$ Adiuvo Engineering and Training, Ltd. 2020



What is Vitis


- Vitis is unified software development environment from Xilinx
- Offers Unified edge and cloud development methodologies
- Support embedded and accelerated flows





Vitis Accelerated Libraries

- Several Open Source
 acceleration ready libraries
- Common Libraries offer a set of common functionality
- Domain specific libraries offer out of the box functions for specific domains e.g. vision





Vitis Core Development Kit

GUI & Command line tools for compilation, debug and analysis of C, C++ and OpenCL designs.

Can use preferred GUI or integrated GUI

Supports embedded and accelerated flows





Vitis Target Platforms

Embedded

- » SoC MPSoC, RFSoC, Zynq
- » FPGA MicroBlaze

Cloud – Alveo / AWS F1 Instance

Embedded SoC and Cloud applications can use acceleration flow.

All required files and boot elements are generated



Xilinx Runtime library




Xilinx Runtime library (XRT) enables communication between the host and accelerator

Cloud based – Host x86

Embedded – Arm A9 or A53

Provides all libraries, APIs, drivers and utilities.





Xilinx Runtime library

Key Functions of the Runtime include Downloading the FPGA binary Memory Management between Host and Accelerator Execution Management

Board Management

adiuvo@Adiuvo: ~ File Edit View Search Terminal Help INFO: == Starting PCIE link check: LINK ACTIVE, ATTENTION Ensure Card is plugged in to Gen3x16, instead of Gen3x4 Lower performance may be experienced WARN: == PCIE link check PASSED with warning INFO: == Starting SC firmware version check: SC FIRMWARE MISMATCH, ATTENTION SC firmware running on board: 1.8. Expected SC firmware from installed Shell: 4.2.0 Please use "xbmgmt flash --scan" to check installed Shell. WARN: == SC firmware version check PASSED with warning INFO: == Starting verify kernel test: INFO: == verify kernel test PASSED INFO: == Starting DMA test: Host -> PCIe -> FPGA write bandwidth = 3335.9 MB/s Host <- PCIe <- FPGA read bandwidth = 3238.05 MB/s INFO: == DMA test PASSED INFO: == Starting device memory bandwidth test: Maximum throughput: 52428 MB/s INFO: == device memory bandwidth test PASSED INFO: == Starting PCIE peer-to-peer test: P2P BAR is not enabled. Skipping validation INFO: == PCIE peer-to-peer test SKIPPED INFO: == Starting memory-to-memory DMA test: bank0 -> bank1 M2M bandwidth: 12100 MB/s bank0 -> bank2 M2M bandwidth: 12128.7 MB/s bank0 -> bank3 M2M bandwidth: 12114.9 MB/s bank1 -> bank2 M2M bandwidth: 12116 MB/s bank1 -> bank3 M2M bandwidth: 12118.9 MB/s bank2 -> bank3 M2M bandwidth: 12116 MB/s INFO: == memory-to-memory DMA test PASSED INFO: Card[0] validated with warnings. INFO: All cards validated successfully but with warnings. adiuvo@Adiuvo:~\$



Element of Vitis

All projects required a platform

- » Hardware element makes available AXI connections, clocks and Interrupts in the PL to Vitis Compiler
- Software element provides boot, XRT and QEMU support
- » Linux element FS, Image and SysRoot

Select a pla	atform from repositor	y 🗈 Create	e a new platfor	m from hardwar	e (XSA)							
nd:	C										🕂 Add 🗘	Manage
lame		Board	Flow	Vendo	r Path							
⊆xilinx_zcu	104_base_202010_1	zcu104	Embedded Ac	cel xilinx	/opt/xilinx	platforms/xilinx_zcu10	4_base_20	2010_1/xilin:	x_zcu104_ba	e_202010	_1.xpfm	
🔄 xilinx_u20	00_xdma_201830_2	u200	DataCenter A	ccel xilinx	/opt/xilinx/	platforms/xilinx_u200_	xdma_201	330_2/xilinx	_u200_xdma	201830_2.	xpfm	
				Arceleration Re	0.0117.025		D0	main Details				
Platform Info General Info				Acceleration Res				main Details	5			
General Info- Name:	xilinx zcu104 base 2			Clock Frequen	ies	Frequency (MHz)		omains			Debril	
General Info	xilinx zcu104 base 2 xczu7ev-ffvc1156-2-e			Clock Frequence Clock Clock	cies ock PU	Frequency (MHz) 1200.00	00000	omains Doma	in name	CPU: cc	Detail	s
General Info- Name:	xilinx zcu104 base 2			Clock Frequent Cl Cl Pl	cies ock DU 0	1200.00	00000	omains		CPU: cc OS: linu	ortex-a53	s
General Info- Name: Part:	xilinx zcu104 base 2 xczu7ev-ffvc1156-2-e zynquplus			Clock Frequent Clock Cl Pl Pl Pl	cies ock PU _ 0 _ 1	1200.00 150.00 300.00	00000 00000 00000	omains Doma			ortex-a53	5
General Info– Name: Part: Family: Description	xilinx zcu104 base 2 xczu7ev-ffvc1156-2-e zynquplus			Clock Frequent Clock Pl Pl Pl Pl	cies ock PU 0 1 2	1200.00 150.00 300.00 75.00	00000 00000 00000	omains Doma			ortex-a53	5
General Info- Name: Part: Family: Description A basic sta	xilinx zcu104 base 2 xczu7ev-ffvc1156-2-e zynquplus x atic platform targeting	the ZCU104		Clock Frequent Clock Pi Pi Pi Pi	cies PU 0 1 2 3	1200.00 150.00 300.00 75.00 100.00	00000 00000 00000 00000	omains Doma			ortex-a53	5
General Info- Name: Part: Family: Description A basic sta board, whi interface a	xilinx zcu104 base 2 xczu7ev-ffvc1156-2-e zynquplus	the ZCU104 GEM, USB, S	SDIO n. It reserves	Clock Frequent Clock Pi Pi Pi Pi	cies pu 0 1 2 3 4	1200.00 150.00 300.00 75.00	200000 20000 20000 20000 20000	omains Doma			ortex-a53	5



Vitis Output

Compiled binary (host) and XCLbin (accelerator)

Embedded System Output

- » SD Card Image
 - Image
 - File System
 - Binary and XCLBin

Cloud output

» Binary and XCLBin


test_system [xilinx_zcu104_base_202010_1]
▼ 👜 test [xrt]
▶ 🔊 Includes
🕨 😅 Emulation-HW
🕨 😅 Emulation-SW
▼ 🚔 Hardware
binary_container_1.build
🕶 😅 package
▶ 😅 sd_card
BOOT.BIN
sd_card.img
xilinx_zcu104_base_202010_1.bif
🕨 😅 package.build
▶ 🚔 src
binary_container_1.mdb
binary_container_1.xclbin
binary_container_1.xclbin.info
A second se



Vitis Development Flow

Software Emulation – Syntax errors & algorithm verification

Hardware Emulation – Optimize Performance, Interfacing & Resources





OPENCL



© Adiuvo Engineering and Training, Ltd. 2020

20



An open industry standard

- For parallel computing
- Of heterogeneous systems

Enables cross-platform functional portability

- No code changes
- Portable across CPU, GPU, FPGA, DSP, etc.
 - Can run on cell phones, laptops, super computers
- Important: No performance portability

Wide market adoption

- Support implemented by
 - Apple, AMD, Xilinx, Intel, ARM, Nvidia, Qualcomm, etc.
- Many companies developing applications
 - Image, video, audio processing, scientific calculations, medical imaging, and more



OpenCL Khronos Group www.khronos.org



Host




OpenCL



Platform model

- -Defines representation of ANY platform
- -Contains
 - Single host
 - One or more OpenCL devices (compute device)






Platform model

- -Defines representation of ANY platform
- -Contains
 - Single host
 - One or more OpenCL devices (compute device)

Execution model

- OpenCL application: Two parts
 - -Host program
 - Manages the entire application: OpenCL APIs
 - -Kernels (OpenCL C language)
 - Functions to accelerate, run on OpenCL devices





Platform model

- -Defines representation of ANY platform
- -Contains
 - Single host
 - One or more OpenCL devices (compute device)

Execution model OpenCL application: Two parts

- -Host program
 - Manages the entire application: OpenCL APIs
- -Kernels (OpenCL C language)
 - Functions to accelerate: run on OpenCL devices



Execution Model – Command Queues

Interaction between host and device occurs via command queues

- Created by host
- Attached to a single device
 - Note: Multiple command queues can be active within context

Three command types

- Kernel execution commands
- Memory commands
 - Transfer data between host and different memory objects
- Synchronization commands
 - Put constraints on in the order in which commands are executed







Memory Model

Three types of memory objects

- Buffer objects
 - Contiguous block of memory
 - Available to kernels for read/write
 - Programmer can write data to buffers
 - Access to data via pointers
- Image objects (not a part of embedded profile)
 - Hold images only
 - Storage/format can be optimized for specific OpenCL device
 - OpenCL framework provides functions to manipulate images
- Pipes
 - Data organized as FIFO
 - Accessed (read/write) via built in
 - Pipe not accessible from the host









Five Sub-regions of Memory Objects

Host memory

- Visible to host only
- OpenCL framework only defines how host memory interacts with OpenCL objects

Global memory

- Visible to host and device
- All work items in all workgroups can read/write there
- Global on-chip memory visible to device only

Constant memory


- Region of global memory
- Work items read access only

Local memory

- Local to workgroup (shared by all work-items in a group)

Private memory

- Accessible by a work-item






High Level Synthesis



© Adiuvo Engineering and Training, Ltd. 2020

Amdahl's law

- S: overall performance improvement
- Alpha: percentage of the algorithm that can be sped up with hardware acceleration
- 1-alpha: percentage of the algorithm that cannot be improved.
- p: is the speedup due to acceleration (%).
- Set Alpha to 0.1 and select speed up even with large acceleration P defined, speed up is close to 1
- Set Alpha to 0.5 and select same speed up – close to factor of two improvement.







Getting the best from HLS

Functions we accelerate into logic often need optimising

- » Loops need unrolling
- » Memory Structures need optimising
- » Resource allocation

HLS controlled via #pragma in the accelerated function



Who has Used HLS before ?


HLS came of age over the last 5 years

HLS is excellent for data flow acceleration e.g. signal processing, image processing, Artificial Intelligence and Machine Learning






Example of HLS






Looking a little deeper




- C1 generates the address for in and adder to increment to count how many times design iterates {C1, C2 and C3}
- C2 Block RAM returns the data for in and stores it as variable x
- C3 Reads the data from port a with other values to perform the calculation and generates the first y output





Terminology






C to RTL

HLS synthesizes the C code in different ways


Top-level function arguments synthesize into RTL I/O ports

Loops in the CC functionsfunctions are keptsynthesizes into blocksrolled by defaultin the RTL hierarchy

Arrays in the C code synthesize into block RAM in the final design void foo_top(int *in1, int *in2, int *out1) { *out1 = *in1 + *in2; } Synthesis in1 in1 in2 in1_vid in2_vid in1_vid in2_vid









Interfacing

	Argument Type	Sc	alar	Array		Pointer or Reference			HLS:: Stream	
	Interface Mode	Input	Return	1	ı/o	ο	1	I/O	ο	I and O
	ap_ctrl_none									
Block-Level Protocol	ap_ctrl_hs		D							
	ap_ctrl_chain									
	axis									
AXI Interface Protocol	s_axilite									
	m_axi									
No I/O Protocol	ap_none	D					D			
No I/O Protocol	ap_stable									
	ap_ack									
Wire Handshake	ap_vld								D	
Protocol	ap_ovld							D		
	ap_hs									
Memory Interface	ap_memory			D	D	D				
Protocol: RAM	bram									
: FIFO	ap_fifo									D
Bus Protocol	ap_bus									



Optimization



 $^{\odot}$ Adiuvo Engineering and Training, Ltd. 2020



Optimization


Optimization Possible at both Host and Kernel

Enables most responsive solution

Host optimization

Kernel optimization possible in OpenCL and C/C++

» Optimization Syntax differs






Host Optimization

Optimize the data movement in the application before optimizing computation

Compute Unit Scheduling

- » Multiple In-Order Command Queues
- » Single Out-of-Order Command Queue







Host Optimization

Multiple In-Order Command Queues

 Single Out-of-Order Command Queue








Kernel Optimization – Data Types

Avoid native C data types e.g. int, float, double

Best performance is using bit accurate types (C/C++ Kernels)

- » Arbitrary Precision Integer
- » Arbitrary Precision fixed point

Enables smaller & faster logic implementations





Kernel Optimization – Interfacing

Two types of data transfer

- Data Pointers via global memory (M_AXI)
- » Scalar direct to kernel (AXI_LITE)

Vitis automatically selects interface type

Max data width is 512 bits – maximum performance leverages this


Ele Iools View Help Q. 😤 🖨 📢								
V & binary_container_1 (Hardware)	🔗 bina	ry_conta	iner_1	(Hardware)	×			
Summary								
 System Diagram 	Summar	y x	Syster	n Diagram	× Platform E	Diagran	i X	8 0 0
Platform Diagram	QQ	20 0	0					0
System Estimate								
System Guidance								
Timing Summary								
Utilization							HPC0	
Logs								
% kml_vadd (Hardware)								
Summary							A HP3	
Kernel Estimate								
Kernel Guidance								
HLS Synthesis							HPC1 - HPC1	
Logs							xczu7ev-ffvc1156-2-e	
	5							
	<							>
	Search: 0							
	Name		Used	Size (kB)	Base Address	SLR		
	HPC0 HP3	DRAM		0x200000				
	HPC1			0x200000 0x0	0x0			
	III HPO	DRAM	~	0x200000				
	III HP1	DRAM		0x0	0x0			
	III HP2	DRAM		0x0	0x0			
	Memories							



Kernel Optimization – Pipelining

By default, every iteration of a loop only starts when the previous iteration has finished

Pipelining the loop executes subsequent iterations in a pipelined manner






Kernel Optimization – Unrolling

Unrolling a loop enables the full parallelism

Full or Partial Unroll

Data dependencies in loops can impact the results of loop pipelining or unrolling






Kernel Optimization – DataFlow

Improve kernel performance by enabling task-level pipelining

Be careful of

Single producer-consumer violations.

- » Bypassing tasks.
- » Feedback between tasks.
- » Conditional execution of tasks.
- » Loops with multiple exit conditions or conditions defined within the loop






Kernel Optimization – Memory

Limited BRAM access bandwidth, can heavily impact the overall performance

Ability to partition and reshape arrays can increase bandwidth

Partition – Separates into different BRAMS

Reshape – allows combination of words





Kernel Optimization - Pragmas

Optimization	C/C++	OpenCL
Pipeline	#pragma HLS PIPELINE	attribute((xcl_pipeline_loop))
Unroll	#pragma HLS UNROLL	attribute((opencl_unroll_hint))
DataFlow	#pragma HLS DATAFLOW	attribute ((xcl_dataflow))
Memory	#pragma HLS ARRAY_PARTITION	

Further information can be found at https://www.xilinx.com/html_docs/xilinx2020_1/vitis_doc/optimizingperformance.html#fhe1553474153030



Vitis GUI – Project Settings

File Edit Search Xilinx Project Window Help								
🗂 ▾ 🗒 🔞 ▾ 🗞 ▾ 🖸 🖉 🖬 🕸 ▾ 🔕 ▾ 🤣 ▾ 🏷 ټ ▾ 🗇 ▾				Quick Access	P Debug			
Explorer 🛛 🖂 🗟 🗠 🗸 🗖	👗 test system 🛱 🦋 test 🗟 vadd.cpp 🗟	krnl vadd.cpp		ר ם E Outline מ				
E control contigue y			Active build configuration: Emulation-HW 🔻	An outline is not available.				
guidance.html	👗 System Project Settings		Active build configuration: Emulation-HW •					
b makeemconfig.mk	General	Options						
Bo makefile	Project name: test_system	Target:	Hardware Emulation					
🗎 package.cfg	Platform: xilinx zcu104 base 202010 1							
🗎 test_Emulation-HW.build.ui.log		Sysroot:	/home/adiuvo/xilinx-zynqmp-common-v2020.1/sysro					
🗎 xcd.log	Runtime: OpenCL	Root FS:	/home/adiuvo/xilinx-zyngmp-common-v2020.1/rootf					
Emulation-SW		ROOLES.	/nome/adidvo/xitinx-zynqmp-common-v2020.1/100ci					
▶ 😅 Hardware		Kernel Image	: /home/adiuvo/xilinx-zynqmp-common-v2020.1/Image					
▼ <mark>≧</mark> src								
▶ 🖾 krnl_vadd.cpp		Packaging of	ations:					
▶ w add.cpp								
▶ 🖬 vadd.h	Application Projects		+ -	×				
Export_Compliance_Notice.md			-	~				
itest.prj ▶ क़ Emulation-HW	Domain Name	Application Project Name	Build Configuration					
Benulation-HW Benulation-HW	xrt	test	Emulation-HW					
Lest system.sprj								
✓ Assistant 🛿 📄 🕀 🕸 🗸 🖓 💆 🖓 🖉 🖓								
▼ 🚰 test_system [System]								
▼∰ test [Embedded OpenCL]			\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$					
Kenulation-SW [Software Emulation]	🗳 Console 🛛 🔐 Problems 📗 Vitis Log 🛈 Guid	ance		🗉 Emulation Console 🛿 🛛 🔌 🗎	~			
▼ 🛃 Emulation-HW [Hardware Emulation]	Build Console [test, Emulation-HW]							
inary_container_1	[12:21:11] Run vpl: Step generate_target:							
Link Summary (binary_container_1) [25 Aug 2020 12:22]	<pre>[12:21:43] Run vpl: Step generate target: [12:21:43] Run vpl: Step config hw emulati</pre>							
▶ 🖋 krnl_vadd [C/C++]	[12:22:06] Run vpl: Step config_hw_emulati	on: Failed						
▼ <mark>í</mark> Hardware [Hardware]	[12:22:10] Run vpl: FINISHED. Run Status:	config_hw_emulation_ERROR	<pre>build/link/vivado/vpl/runme.log', caught Tcl error:</pre>					
Finary_container_1			.build/link/vivado/vpl/runme.log', caught error: ERRO					
Link Summary (binary_container_1) [24 Aug 2020 21:27]	ERROR: [VPL 60-2373] In '/home/adiuvo/Viti	s_Lab/test/Emulation-HW/binary_container_1	.build/link/vivado/vpl/vivado.log', caught error: ERR					
▶ 🜈 krnl_vadd [C/C++]	WARNING: [VPL 60-732] Link warning: INFO: ERROR: [VPL 60-1328] Vpl run 'vpl' failed	Platform does not require extraction of de	bug/profile metadata.					
	ERROR: 1VPL 60-1325] Vpl run 'Vpl' Taled ERROR: 1VPL 60-806] Failed to finish platform linker							
	INF0: [v++ 60-1442] [12:22:10] Run run_link: Step vpl: Failed							
	Time (s): cpu = 00:03:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1339.543 ; gain = 0.000 ; free physical = 87363 ; free virtual = 1259 ERROR: [v++ 60-661] v++ link run 'run link' failed							
	ERROR: [v++ 60-626] Kernel link failed to	complete						
	ERROR: [v++ 60-703] Failed to finish linki							
l .	INFO: [v++ 60-1653] Closing dispatch clier	tainer 1 vrlhin' failed						
				1				



Vitis GUI – Project Setting

File Edit Search Xilinx Project Window Help									
Explorer 🛛 📄 🗟 🗠 🗵 🗖	🛎 test_system 🛛 🛠 test 🛛 🖻 vadd.cpp 🛛 🖻 krnl_vadd.cpp	- 6	🗄 Outline 🛛 🗖 🗖						
guidance.html	X Application Project Settings	Active build configuration: Emulation-HW 🔻 🛞	An outline is not available.						
🗋 makeemconfig.mk	General								
🔊 makefile		Options							
package.cfg	Project name: <u>test</u>	Target: Hardware Emulation							
📄 test_Emulation-HW.build.ui.log	Platform: <u>xilinx_zcu104_base_202010_1</u>	Host debug: 🛛							
🖹 xcd.log	Runtime: OpenCL	Kernel debug: 🛛							
🕨 📂 Emulation-SW		Kernel debug mode: 🛛 🛛 🗸 🗸 🗸 🗸 🗸 🗸 🗸 🗸 🗸 🗸 🗸 🗸 🗸							
🕨 😂 Hardware	Number of devices: 1 - +	Report level:							
▼ 😂 src									
krnl_vadd.cpp		Hydware optimization: Default optimization (-00)							
I vadd.cpp	Hardware Functions								
▶ 🖬 vadd.h									
Export_Compliance_Notice.md	Name Compute Units Port Data Width	Max Memory Ports							
🛠 test.prj	▼								
🕨 🚌 Emulation-HW	∮ krnl_vadd 1 Auto								
🕨 👝 Hardware									
🛎 test_system.sprj									
🖌 Assistant 🛿 📄 🕀 🕸 🕤 🎋 🍸 🗖 🗖									
▼ 🚰 test_system [System]									
▼∰test [Embedded OpenCL]									
Kenulation-SW [Software Emulation]	E Console 🛱 🔐 Problems 📗 Vitis Log 🛈 Guidance	· · · · · · · · · · · · · · · · · · ·	mulation Console 🛛 隆 🏹 🗖 🗖						
🕶 🚮 Emulation-HW [Hardware Emulation]	Build Console [test, Emulation-HW]								
▼ <u>■</u> binary_container_1	<pre>[12:21:11] Run vpl: Step generate_target: Started</pre>								
Link Summary (binary_container_1) [25 Aug 2020 12:22]	[12:21:43] Run vpl: Step generate target: Completed [12:21:43] Run vpl: Step config hw emulation: Started								
▶ # krnl_vadd [C/C++]	[12:22:06] Run vpl: Step config hw emulation: Failed								
▼ 🐔 Hardware [Hardware]	[12:22:10] Run vpl: FINISHED. Run Status: config_hw_emulation ERROR								
▼ <u>■</u> binary_container_1	ERROR: [VPL 60-773] In '/home/adiuvo/Vitis Lab/test/Emulation-HW/bina ERROR: [VPL 60-2373] In '/home/adiuvo/Vitis Lab/test/Emulation-HW/bin								
Link Summary (binary_container_1) [24 Aug 2020 21:27]	ERROR: [VPL 60-2373] In '/home/adiuvo/Vitis Lab/test/Emulation-HW/bin	ary container 1.build/link/vivado/vpl/vivado.log', caught error: ERR							
▶ 🜈 krnl_vadd [C/C++]	WARNING: [VPL 60-732] Link warning: INFO: Platform does not require e	xtraction of debug/profile metadata.							
	ERROR: [VPL 60-1328] Vpl run 'vpl' failed ERROR: [VPL 60-806] Failed to finish platform linker								
	INF0: [v++ 60-1442] [12:22:10] Run run link: Step vpl: Failed								
	Time (s): cpu = 00:03:11 ; elapsed = 00:01:22 . Memory (MB): peak = 1339.543 ; gain = 0.000 ; free physical = 87363 ; free virtual = 1259								
	ERROR: [v++ 60-661] v++ link run 'run_link' failed ERROR: [v++ 60-626] Kernel link failed to complete								
	ERROR: [v++ 60-703] Failed to finish linking								
	INFO: [V++ 60-1653] Closing dispatch client.								




Vitis-Debug

Can Debug

- » Software Emulation
- » Hardware Emulation

Hardware flow insert ILA

Debugging will use QEMU and Logic Simulator





www.adiuvoengineering.com



adam@adiuvoengineering.com