

## Introduction

The Xilinx Processor System Reset Module design allows customers to tailor their designs to suit their application by setting certain parameters to enable/disable features. The parameterizable features of designs are discussed in the [Design Parameters](#) section.

## Features

- Asynchronous external reset input is synchronized with clock
- Asynchronous auxiliary external reset input is synchronized with clock
- Both the external and auxiliary reset inputs are selectable active high or active low
- Selectable minimum pulse width for reset inputs to be recognized
- Selectable load equalizing
- DCM Locked input
- Power On Reset generation
- Sequencing of reset signals coming out of reset:
  - ◆ First - bus structures come out of reset
    - PLB and OPB Arbiter and bridges for example
  - ◆ Second - Peripheral(s) come out of reset 16 clocks later
    - UART, SPI, IIC for example
  - ◆ Third - the CPU(s) come out of reset 16 clocks after the peripherals

| LogiCORE™ IP Facts          |  |      |
|-----------------------------|--|------|
| Core Specifics              |  |      |
| Supported Device Family     | Spartan®-3A/3A DSP, Spartan-3, Spartan-3E, Automotive Spartan 3/3E/3A/3A DSP, Spartan-6, Virtex®-4 /4Q/4QV, Virtex-5/5FX, Virtex-6/6CX |      |
| Resources Used              |  |      |
|                             | Min  | Max  |
| I/O                         | 20   | 42   |
| LUTs                        | -  | <100 |
| FFs                         | -  | <100 |
| Provided with Core          |  |      |
| Documentation               | Product Specification  |      |
| Design File Formats         | VHDL   |      |
| Constraints File            | N/A  |      |
| Verification                | N/A  |      |
| Instantiation Template      | N/A  |      |
| Design Tool Requirements    |  |      |
| Xilinx Implementation Tools | ISE® 11.4 or later   |      |
| Verification                | ModelSim PE/SE 6.4b or later   |      |
| Simulation                  | ModelSim PE/SE 6.4b or later   |      |
| Synthesis                   | XST  |      |
| Support                     |  |      |
| Provided by Xilinx, Inc.    |  |      |

## Functional Description

The Processor Reset Module block diagram is shown in [Figure 1](#).




Figure 1: Processor System Reset Module Block Diagram

## Processor System Reset Module Circuit Description

The Processor System Reset Module has eleven inputs and a minimum of nine outputs. Also, there are six generics that can be set by the user. Additional outputs can be generated through the use of the generics C\_NUM\_BUS\_RST and C\_NUM\_PREP\_RST.

[Figure 2](#) shows the Processor System Reset Module timing when an Ext\_Reset\_In occurred. The timing diagram is identical for an occurrence of C\_NUM\_BUS\_RST.

For this example C\_NUM\_BUS\_RST is set to 5 and C\_NUM\_PREP\_RST is set to '0', active low.

## Generic and Signal Description

C\_EXT\_RST\_WIDTH sets how wide, in number of Slowest\_sync\_clk clocks, a change on Ext\_Reset\_In must be before the change is detected and used by the Processor System Reset Module. For example, if C\_EXT\_RST\_WIDTH is set to 5, then the Ext\_Reset\_In must become active and stay active for at least five clocks before a reset is initiated.

There is a one or two clock latency caused by the meta-stability circuit. Because the Ext\_Reset\_In does not have to be synchronous with the input clock, the exact number of clocks cannot be determined. The reset becomes active in six or seven clocks after the input has gone active and stayed active for five clocks.

After Ext\_Reset\_In has gone inactive for five clocks the sequencing to come out of reset begins. If, during the sequencing, Ext\_Reset\_In goes active for five or more clocks all outputs become active again.

C\_AUX\_RST\_WIDTH sets the number of clocks wide a change on Aux\_Reset\_In must be before the change is detected and used by the Processor System Reset Module. Aux\_Reset\_In performs exactly the same as Ext\_Reset\_In.

C\_EXT\_RESET\_HIGH is used to set the value for which Ext\_Reset\_In causes a reset. If this generic is set to a '1', when Ext\_Reset\_In is high on a rising edge of clock, a reset is initiated.

C\_AUX\_RESET\_HIGH is used to set the value for which Aux\_Reset\_In causes a reset. If this generic is set to a '0', when Aux\_Reset\_In is low, a reset is initiated.

C\_NUM\_BUS\_RST is used to generate additional Bus\_Struct\_Reset signals. This helps with signal loading and routing. In general each bus may have its own Bus\_Struct\_Reset signal. For example, if a system has one PLB and two OPBs then C\_NUM\_BUS\_RST may be set to three. However, the C\_NUM\_BUS\_RST may be set to one and the three reset inputs can be driven by the same output. The Bus\_Struct\_Reset output(s) should reset the arbiter(s) and bridges located on the bus.

C\_NUM\_PERP\_RST is used to generate additional Peripheral\_Reset signals. This helps with signal loading and routing. In general every peripheral may have its own Peripheral\_Reset signal. For example, if there is one ATM on the PLB and two UARTs, one 10/100 Ethernet controller and one IIC on the OPB, then C\_NUM\_PERP\_RST may be set to five. However, the C\_NUM\_PERP\_RST may be set to one and all peripheral resets can be driven by the same output.

MB\_Debug\_Sys\_Rst is an input signal that will perform the same type of reset as Ext\_Reset\_In. The width of this signal complies to the same width requirement as for Ext\_Reset\_In set by the parameter C\_EXT\_RST\_WIDTH. MB\_Debug\_Sys\_Rst is always active high, that is, it is not affected by the parameter C\_EXT\_RESET\_HIGH. Normally this signal is connected to the Microprocessor Debug Module (MDM).

DCM\_Locked is an input to the reset module. If the system does not use any DCMs this input should be tied high. If the system uses one DCM to generate system clocks the output from the DCM should be connected to the input on the reset module. If the system contains more than one DCM to generate system clocks, the DCM output that achieves lock last should be connected to the input.

The Slowest\_Sync\_Clk input should be connected to the slowest synchronous clock used in the system. This is typically the OPB clock, however, it could be any of the bus or CPU clocks.

The Core\_Reset\_Req, Chip\_Reset\_Req, and System\_Reset\_Req inputs are signals generated by the PowerPC® processor core(s), each having its own set of signals denoted by "\_0" or "\_1" appended to the

signal name. Each of these resets can be generated by a JTAG command or by the second expiration of the watchdog timer or by writing a non-zero value to the reset (RST) field of the Debug Control Register 0 (DCR0). The Core\_Reset\_Req\_0 and Core\_Reset\_Req\_1 only activates the Rstcppcresetcore\_0 or Rstcppcresetcore\_1 respectively; no other logic is reset.

Chip\_Reset\_Req causes the Rstcppcresetcore, the Rstcppcresetchip, the MB\_Reset, the Bus\_Struct\_Reset and the Peripheral\_Reset to occur. System\_Reset\_Req causes all the above and Rstcppcresetsys.

The MB\_Reset is generated whenever there is a Rstcppcresetchip generated.

A Chip\_Reset\_Req is stretched such that the outputs remain active for 48 clocks as shown in Figure 3. A Core\_Reset\_Req is stretched such that the output remains active for at least 15 clocks as shown in Figure 4. A System\_Reset\_Req is stretched such that the outputs remain active for at least 61 clocks as shown in Figure 5.

All outputs go active on the same edge of the clock. However, there is a sequencing that occurs when releasing the reset signal. The first reset signals to go inactive are the Bus\_Struct\_Reset, the Rstcppcsysreset and the Rstcppcchipreset, 16 clocks later the Peripheral\_Reset will go inactive, 16 clocks later the Rstcppccorereset and the MB\_Reset will go inactive. At this point all the resets are inactive and processing can begin.

MB\_Debug\_Sys\_Rst, Ext\_Reset\_In and Aux\_Reset\_In will cause Rstcppcresetsys, Rstcppcresetchip and Rstcppcresetcore being asserted.

The Power On Reset condition will cause all the reset outputs to become active within the first two clocks of a power up and remain active for 16 clocks. The resets will then begin the sequencing as shown in Figure 2.






Figure 2: Processor System Reset Module - Ext\_Reset\_In (active low)



DS406\_03\_092909

Figure 3: Processor System Reset Module - Chip\_Reset\_Req



DS406\_04\_092909

Figure 4: Processor System Reset Module - Core\_Reset\_Req




Figure 5: Processor System Reset Module - System\_Reset\_Req

## Design Parameters

To allow users to obtain a Processor System Reset Module that is uniquely tailored for their system, certain features can be parameterized in the Processor System Reset Module design, thereby providing a design that utilizes only the resources required by their system and runs at the best possible performance. The features that can be parameterized in the Xilinx Processor System Reset Module design are shown in Table 1.

Table 1: Processor System Reset Module Design Parameters

| Generic                                       | Feature / Description  | Parameter Name                 | Allowable Values   | Default Value | VHDL Type |
|---|--|--------------------------------|--|---------------|-----------|
| <b>Processor System Reset Module Features</b> |  |                                |  |               |           |
| G1  | Number of clocks before input change is recognized on the Ext_Reset_In and the MB_Debug_Sys_Rst inputs | C_EXT_RST_WIDTH <sup>[1]</sup> | 1 - 16   | 4             | integer   |
| G2  | Number of clocks before input change is recognized on the Aux_Reset_In input                           | C_AUX_RST_WIDTH <sup>[1]</sup> | 1 - 16   | 4             | integer   |
| G3  | Defines the active state of the Ext_Reset_In input   | C_EXT_RESET_HIGH               | '1' = Reset generated when external reset = '1'<br>'0' = Reset generated when external reset = '0' | 1             | std_logic |
| G4  | Defines the active state of the Aux_Reset_In input   | C_AUX_RESET_HIGH               | '1' = Reset generated when external reset = '1'<br>'0' = Reset generated when external reset = '0' | 1             | std_logic |

**Table 1: Processor System Reset Module Design Parameters (Cont'd)**

| Generic | Feature / Description  | Parameter Name | Allowable Values | Default Value | VHDL Type |
|---------|--|----------------|------------------|---------------|-----------|
| G5      | Number of Bus_Struct_Reset registered outputs. In general, may equal number of instantiated buses. | C_NUM_BUS_RST  | 1 - 8            | 1             | integer   |
| G6      | Number of Peripheral_Reset registered outputs. In general, may equal number of peripherals.        | C_NUM_PERP_RST | 1 - 16           | 1             | integer   |

1. Though the core supports the external reset width for more than 16 cycles, it is recommended that the user should enter the reset widths between specified range only.

## I/O Signals

The I/O signals for the Processor System Reset Module are listed in [Table 2](#). The interfaces referenced in this table are shown in [Figure 1](#), the Processor System Reset Module Block Diagram.

**Table 2: Processor System Reset Module I/O Signals**

| Port          | Signal Name        | Interface | I/O | Description  |
|---------------|--------------------|-----------|-----|--|
| <b>System</b> |                    |           |     |  |
| P1            | Slowest_sync_clk   | System    | I   | Slowest Synchronous Clock - Typically OPB clock  |
| P2            | Ext_Reset_In       | System    | I   | External Reset Input - Active high or low based upon the generic C_EXT_RESET_HIGH  |
| P3            | MB_Debug_Sys_Rst   | System    | I   | MDM reset input - Always active high, minimum width defined by parameter C_EXT_RST_WIDTH   |
| P4            | Aux_Reset_In       | System    | I   | Auxiliary Reset Input - Active high or low based upon the generic C_AUX_RESET_HIGH   |
| P5            | Core_Reset_Req_0   | System    | I   | PowerPC(0) processor requesting a core reset   |
| P6            | Core_Reset_Req_1   | System    | I   | PowerPC(1) processor requesting a core reset   |
| P7            | Chip_Reset_Req_0   | System    | I   | PowerPC(0) processor requesting a chip reset   |
| P8            | Chip_Reset_Req_1   | System    | I   | PowerPC(1) processor requesting a chip reset   |
| P9            | System_Reset_Req_0 | System    | I   | PowerPC(0) processor requesting a system reset   |
| P10           | System_Reset_Req_1 | System    | I   | PowerPC(1) processor requesting a system reset   |
| P11           | Dcm_locked         | System    | I   | DCM locked will cause all outputs to remain active until Dcm_locked goes high which will cause the resets to sequence to their inactive state. |
| P12           | rstppcresetcore_0  | System    | O   | PowerPC(0) processor core reset - active high  |
| P13           | rstppcresetcore_1  | System    | O   | PowerPC(1) processor core reset - active high  |
| P14           | rstppcresetchip_0  | System    | O   | PowerPC(0) processor chip reset - active high  |
| P15           | rstppcresetchip_1  | System    | O   | PowerPC(1) processor chip reset - active high  |
| P16           | rstppcresetsys_0   | System    | O   | PowerPC(0) processor system reset - active high  |
| P17           | rstppcresetsys_1   | System    | O   | PowerPC(1) processor system reset - active high  |
| P18           | MB_Reset           | System    | O   | MB Core Reset - active high  |

**Table 2: Processor System Reset Module I/O Signals (Cont'd)**

| Port | Signal Name  | Interface | I/O | Description  |
|------|--|-----------|-----|--|
| P19  | Bus_Struct_Reset(0 to C_NUM_BUS_RST - 1) <sup>(1)</sup>  | System    | O   | Bus Structures reset - for example, arbiters for PLB, OPB or Bridges, etc. (active high)                                 |
| P20  | Peripheral_Reset(0 to C_NUM_PERP_RST - 1) <sup>(2)</sup> | System    | O   | Peripheral reset is for all peripherals attached to any bus that is synchronous with the Slowest_sync_clk. (active high) |

1. To help equalize loading on this signal, there can be from 1 to 8 copies generated with each copy being individually registered through a D-flip flop. In general each unique bus should receive a different copy of this signal.
2. To help equalize loading on this signal, there can be from 1 to 16 copies generated with each copy being individually registered through a D-flip flop. In general each peripheral should receive a different copy of this signal.

## Port Dependencies

The width of some of the Processor System Reset Module signals depends on parameters set by generic inputs to the design. The dependencies between the Processor System Reset Module design parameters and I/O signals are shown in [Table 3](#).

**Table 3: ParameterPort Dependencies**

| Generic or Port          | Name                                      | Affects | Depends | Relationship Description   |
|--------------------------|---|---------|---------|--|
| <b>Design Parameters</b> |   |         |         |  |
| G5                       | C_NUM_BUS_RST                             | P19     |         | The number of bus structure reset outputs is set by this generic |
| G6                       | C_NUM_PERP_RST                            | P20     |         | The number of peripheral reset outputs is set by this generic    |
| <b>I/O Signals</b>       |   |         |         |  |
| P19                      | Bus_Struct_Reset(0 to C_NUM_BUS_RST - 1)  |         | G5      | Width varies with the size of the C_NUM_BUS_RST.                 |
| P20                      | Peripheral_Reset(0 to C_NUM_PERP_RST - 1) |         | G6      | Width varies with the size of the C_NUM_PERP_RST.                |

## Design Implementation

### Target Technology

The target technology is an FPGA listed in the [Supported Device Family](#) field of the LogiCORE IP Facts Table.

### Device Utilization and Performance Benchmarks

N/A

### Reference Documents

None.



## Support

Xilinx provides technical support for this LogiCORE product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

## Revision History

| Date     | Version | Description of Revisions   |
|----------|---------|--|
| 5/25/07  | 1.0     | Initial Xilinx release.  |
| 12/06/07 | 1.1     | Added Virtex II P support  |
| 04/24/09 | 1.2     | Replaced references to supported device families and tool name(s) with hyperlinks to PDF files; Updated trademark information. |
| 06/01/09 | 1.3     | Updated figure 2. Added note in the Table 1 regarding the usage of reset width.  |
| 12/2/09  | 1.4     | Listed supported devices families in LogiCORE Table; added Spartan-6 and Virtex-6 support, converted to new DS template.       |

## Notice of Disclaimer

Xilinx is providing this product documentation, hereinafter "Information," to you "AS IS" with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.