

# **USB-1604HS-2AO**

## **Specifications**



Revision 1.0, March, 2009  
© Copyright 2009, Measurement Computing Corporation

---

# Specifications

All specifications are subject to change without notice.

Typical for 25 °C unless otherwise specified.

All signal names refer to 68 pin SCSI connector, unless otherwise specified.

## Analog input

Table 1. Analog input specifications

Parameter	Conditions	Specification
A/D converter type		16-bit successive approximation type
Number of AI channels		4 SE simultaneous
Input configuration		Single-ended
Sampling method		Simultaneous; individual A/D per channel
Input ranges		$\pm 10 \text{ V}$ , $\pm 2.5 \text{ V}$ , $\pm 500 \text{ mV}$
<i>Absolute maximum input voltage</i>		$\pm 30 \text{ V}$ maximum (power on) $\pm 20 \text{ V}$ maximum (power off)
Input impedance		$10 \text{ M}\Omega$ (typical, power on)
Input bias current		$< 2 \mu\text{A}$
Input bandwidth (-3 dB)		3 MHz, typical
Crosstalk	Remaining inputs grounded	100 dB (at 100 kHz)
Pacer sources		<ul style="list-style-type: none"><li>▪ Onboard A/D clock or external digital source (XAPCR or EXT CLK BNC)</li><li>▪ External pacing (XAPCR or EXT CLK BNC)</li></ul> See Table 12 for additional information.
Trigger sources and modes		See Table 11
Sampling rate		0.01 S/s to 1.33 MS/s each channel, software programmable
Clock sources		Internal, software programmable or external pacing
Resolution		16-bits
INL (integral non-linearity)		$\pm 2.0 \text{ LSB}$
DNL (differential non-linearity)		$\pm 1.0 \text{ LSB}$

Table 2. Calibrated accuracy

Range	Accuracy
$\pm 10 \text{ V}$	$\pm 1 \text{ mV}$
$\pm 2.5 \text{ V}$	$\pm 0.5 \text{ mV}$
$\pm 500 \text{ mV}$	$\pm 0.15 \text{ mV}$

Table 3. Noise performance, note 1

Range	Typical counts	LSB rms
$\pm 10 \text{ V}$	8	1.3
$\pm 2.5 \text{ V}$	11	1.6
$\pm 500 \text{ mV}$	17	2.5

**Note 1:** Noise distribution is determined by gathering 50,000 samples with inputs tied to ground at the BNC connectors. Samples are gathered at the maximum specified rate.

Table 4. SINAD (signal to noise and distortion) performance, note 2

Range	Typical SINAD, dB
$\pm 10$ V	84
$\pm 2.5$ V	82
$\pm 500$ mV	77

**Note 2:** Calibrated and measured with a 10 kHz signal at 0.95 FSR, at the maximum sampling rate.

Table 5. ENOB (effective number of bits) performance, note 3

Range	Typical ENOB, Bits
$\pm 10$ V	14
$\pm 2.5$ V	13
$\pm 500$ mV	13

**Note 3:** Calibrated and measured with a 10 kHz signal at 0.95 FSR, at the maximum sampling rate.

Table 6. SFDR (spurious-free dynamic range) performance, note 4

Range	Typical SFDR, dB
$\pm 10$ V	95
$\pm 2.5$ V	95
$\pm 500$ mV	95

**Note 4:** SFDR is measured at the maximum sampling rate.

## Analog output

Table 7. Analog output specifications

Parameter	Conditions	Specification
Number of channels		Two independent
Resolution		16-bits
Output range		$\pm 10$ V
Throughput	Two channel	1 MS/s each channel
Pacer sources		<ul style="list-style-type: none"> <li>▪ Internal pacing</li> <li>▪ External pacing</li> <li>▪ Pacing slaved to analog input pacing</li> </ul> See Table 12 for additional information.
Monotonicity		16-bits
Glitch energy		< 12 nV/s
Current output		$\pm 5$ mA maximum
Output coupling		DC
Power up state		DACs clear to midscale, (0 V, $\pm 20$ mV)
Output noise		3 mV rms maximum
Settling time (to .01%FS)	10 V output step, ( $R_L=5$ k $\Omega$ , $C_L=200$ pF)	5 $\mu$ s
Slew rate		10 V/ $\mu$ s
Gain error		$\pm 0.01\%$ of FSR
Zero error		$\pm 0.0045$ V maximum
INL		< 2 LSBs
DNL		< 1 LSB
Offset error drift		$\pm 10$ ppm/ $^{\circ}$ C
Gain error drift		$\pm 10$ ppm/ $^{\circ}$ C

## Analog input calibration

Table 8. Analog input calibration specifications

Parameter	Specification
Recommended warm-up time	15 minutes minimum
Calibration methods	Software system calibration and self-calibration
Self-calibration	yes
System calibration interval	1 year
System calibration references	+8.192 V, +2.048 V, +0.4096 V $\pm$ 5 mV. Actual measured values stored in EEPROM Tempco: 5 ppm/ $^{\circ}$ C maximum Long term stability: 30 ppm/1000 h

## Digital inputs

Table 9. Digital input specifications

Parameter	Specification
Number	16 inputs (DIN0-DIN15)
Digital type	3.3V CMOS (5V tolerant)
Digital input transfer rate (H/W-paced)	Up to 8 MHz — DIO-only operation 1.33 MHz — if configured for AI operations
Input high voltage	2.0 V minimum, 5.5 V maximum
Input low voltage	0.8 V maximum, 0 V minimum
Absolute maximum input voltage	15 V (power-on and power-off conditions)
DIN pacing	On-board or external clock (XAPCR)
Pacer sources	<ul style="list-style-type: none"> <li>▪ Internal pacer clock or external digital source (XAPCR or EXT CLK BNC).</li> <li>▪ External pacer clock (XAPCR or EXT CLK BNC)</li> </ul> <p>See Table 12 for additional information.</p>
DIN trigger modes and sources	See Table 11
Input pull-ups	100 k $\Omega$ (consult factory for alternative options)
Latency, software paced	115 ms, typical (system dependant)

## Digital outputs

Table 10. Digital output specifications

Parameter	Specification
Number	16 outputs (DOUT0-DOUT15)
Digital output rate	8 MHz maximum if no analog outputs are enabled, (1 MHz maximum if analog outputs are enabled)
Digital type	3.3 V CMOS
Output high voltage ( $I_{OH} = -2.5$ mA)	2.4 V minimum, 3.4 V maximum
Output low voltage ( $I_{OL} = 2.5$ mA)	0.4 V maximum, 0 V minimum
Output current	2.5 mA maximum per pin
DOUT pacing	On-board or external clock (XDPCR)
Pacer sources	<ul style="list-style-type: none"> <li>▪ Internal pacing</li> <li>▪ External pacing</li> <li>▪ Pacing slaved to analog input pacing</li> </ul> <p>See table 12 for additional information.</p>
Outputs at power on and reset	Low
Latency, software paced	115 ms, typical (system dependant)

## Trigger sources

Table 11. External trigger specifications

Parameter	Specification
Available trigger sources	<ul style="list-style-type: none"> <li>▪ Analog input hardware</li> <li>▪ Analog software trigger</li> <li>▪ External digital input</li> <li>▪ Digital pattern</li> <li>▪ Counter/totalizer</li> </ul>
<b>Trigger source details</b>	
Analog input (hardware) trigger (CH0 – CH3)	<p>Input signal range: entire span of selected voltage range Channel selectable</p> <p>Trigger level: Programmable (12-bit resolution) Hysteresis: Programmable (12-bit resolution) Latency: 1.25 uS typical Accuracy: ±2% of reading, ±10 mV offset maximum</p>
Analog software trigger (CH0 – CH3)	<p>Trigger range: Anywhere within range of the trigger channel Trigger level: Programmable (16-bit resolution) Latency: one sample period (maximum)</p>
External digital: <ul style="list-style-type: none"> <li>▪ (EXT TRIG — BNC or</li> <li>▪ DIG TRIG — SCSI</li> </ul>	<p>Input signal range: -15 V to +15 V maximum Trigger level: TTL level sensitive Minimum pulse width: 50 ns high, 50 ns low Latency: 100ns maximum</p>
Digital pattern triggering DIN0-15	<ul style="list-style-type: none"> <li>▪ 16-bit pattern triggering on the digital port, DIN0-DIN15</li> <li>▪ Programmable for trigger on equal, not equal, above, or below a value.</li> <li>▪ Individual bits can be masked for "don't care" condition.</li> <li>▪ Latency: One sample period, maximum</li> </ul>
Counter/totalizer triggering: (CTR0-3)	<p>Counter/totalizer inputs (CTR0-3) can trigger an acquisition. User can select to trigger on a frequency or on total counts that are equal, not equal, above, or below a value, or within/outside of a window rising/falling edge.</p> <p>Latency: One sample period, maximum</p>

## Pacing sources

Table 12. Pacing specifications

Parameter	Specification
Pacer clocks (2) <ul style="list-style-type: none"> <li>▪ Input pacer</li> <li>▪ Output pacer</li> </ul>	<p>Input pacer:</p> <ul style="list-style-type: none"> <li>▪ For pacing A/D, DIN and Counter signals</li> <li>▪ Can be internally generated or externally supplied (XAPCR)</li> <li>▪ XAPCR is accessible from front BNC or rear SCSI connector</li> </ul> <p>Output pacer:</p> <ul style="list-style-type: none"> <li>▪ For pacing DAC, DOUT and Timer/PWM signals</li> <li>▪ Can be internally generated or externally supplied (XDPCR)</li> </ul>
Input pacer clock sources (2) <ul style="list-style-type: none"> <li>▪ Internal, programmable</li> <li>▪ External (XAPCR)</li> </ul>	<p>Internal, programmable:</p> <ul style="list-style-type: none"> <li>▪ Analog channels from 750 ns to 1000s in 20.83 ns steps.</li> <li>▪ DIN channels and counters from 125 ns* to 100 s in 20.83 ns steps.</li> <li>▪ Can be configured to pace AO and/or DOUT channels</li> </ul> <p>External, TTL level input (XAPCR):</p> <ul style="list-style-type: none"> <li>▪ A/D channels down to 750 ns minimum</li> <li>▪ DIN channels and counters down to 125 ns* minimum</li> <li>▪ Can be configured to pace DAC and/or DOUT channels</li> </ul>
Input pacer rate Internal or external, (XAPCR) source	<p>Analog: 1.33 MHz maximum</p> <p>Digital: 8 MHz if no analog channels are enabled. 1.33 MHz with analog channels enabled.</p>
Pacer input high voltage	2.0 V minimum, 5.5 V maximum
Pacer input low voltage	0.8 V maximum, 0 V minimum
Minimum pulse width	50 ns high, 50 ns low
Output pacer clock sources (4)	<ul style="list-style-type: none"> <li>▪ Internal output pacer clock, (independent of input pacer clock)</li> <li>▪ External output pacer clock, XDPCR</li> <li>▪ Internal input pacing clock</li> <li>▪ External input pacing clock, XAPCR</li> </ul>
Output pacer rate Internal or external, (XDPCR) source	<p>Analog: 1.0 MHz maximum</p> <p>Digital: 8 MHz, if no analog outputs are enabled, (1 MHz if DAC outputs are enabled)</p>
Internal pacer routed to BNC or SCSI conn. <ul style="list-style-type: none"> <li>▪ Output high voltage (<math>I_{OH} = -2.5</math> mA):</li> <li>▪ Output low voltage (<math>I_{OL} = 2.5</math> mA):</li> </ul>	XAPCR or XDPCR <ul style="list-style-type: none"> <li>▪ 2.4 V minimum</li> <li>▪ 0.4 V maximum</li> </ul>

## Counters

Table 13. Counter specifications

Parameter	Specification
Number of channels	4 independent CTRL 0,1,2,3 (may be configured as gated if desired)
Modes	Counter, Period, Pulse width, Timing
Counter mode options	Totalize, Clear on Read, Rollover, Stop at top, 16-bit or 32-bit, any other channel can decrement the counter
Period mode options	Measure x1, x10, x100, or x1000 periods, 16-bit or 32-bit, 4 time bases to choose from (20.83 ns, 208.3 ns, 2.083 µs, 20.83 µs), any other channel can gate the period measurement
Pulse width mode options	16-bit or 32-bit values, 4 time bases to choose from (20.83 ns, 208.3 ns, 2.083 µs, 20.83 µs), any other channel can gate the pulse width measurement
Timing mode options	16-bit or 32-bit values, 4 time bases to choose from (20.83 ns, 208.3 ns, 2.083 µs, 20.83 µs)
Resolution	16 or 32-bits
Maximum input frequency	20 MHz
Input type	TTL, rising edge triggered
Absolute maximum input voltage	15V
De-bounce function	16 selections, from 500ns to 25.5ms, pos or neg edge, glitch detect and/or de-bounce modes
Required input current	$\pm 5 \mu A$
Minimum pulse width	25 nS high, 25 nS low
Input high voltage	2.0 V minimum, 5.5 V maximum
Input low voltage	0.8 V maximum, 0 V minimum

## Timers

Table 14. Timer specifications

Parameter	Conditions	Specification
Number of channels		Two: TMR/PWM0, TMR/PWM1
Effective frequency range		0.0112 Hz to 24 MHz
Period resolution		20.83 nS
Pulse width resolution		20.83 nS
Output high voltage (IOH = -2.5 mA)		2.4 V minimum
Output low voltage (IOL = 2.5 mA)		0.4 V maximum
Output current		2.5 mA maximum per pin

## Quadrature decoders

Table 15. Quadrature decoder specifications

Parameter	Conditions	Specification
Number of decoders		3 (CTR4A, B, Z; CTR5 A, B, Z; CTR6 A, B, Z)
Signals per decoder		A, B and Z
Resolution		16 or 32-bits
Maximum frequency		6 MHz
<i>Minimum pulse width</i>		<i>25 nS high, 25 ns low</i>
De-bounce function		16 selections, from 500 ns to 25.5 ms, positive or negative edge, glitch detect, and/or de-bounce modes
Input high voltage		2.0 V minimum, 5.5 V maximum
Input low voltage		0.8 V maximum, 0 V minimum
Absolute maximum input voltage		15 V

## Power

Table 16. Power specifications

Parameter	Conditions	Specification
Supply current	Continuous mode	1.5 Amp maximum
+5V EXT output voltage range		4.75 V to 5.25 V
Isolation	Measurement system to PC	500 VDC minimum
<b>AC power adapter specifications (MCC part number PS-5V2AEPS)</b>		
Output voltage		5V, ±5%
Output power		10 watts
Power jack configuration		Two conductor, barrel
Power jack barrel diameter		6.3 mm
Power jack pin diameter		2.0 mm
Power jack polarity		Center positive

## USB specifications

Table 17. USB specifications

Parameter	Specification
USB device type	USB 2.0 (high-speed)
USB device compatibility	USB 1.1, 2.0
USB cable length	Three meters maximum.
USB cable type	A-B cable, UL type AWM 2527 or equivalent (minimum 24 AWG VBUS/GND, minimum 28 AWG D+/D-).

## Environmental

Table 18. Environmental specifications

Parameter	Specification
Operating temperature range	0 to 55 °C maximum
Storage temperature range	-40 to 85 °C maximum
Humidity	0 to 90% non-condensing

## Mechanical

Table 19. Mechanical specifications

Parameter	Specification
Dimensions	142.2 mm W x 180.3 mm D x 38.1 mm H (5.6" x 7.1" x 1.5")
Weight	675 g (1.5 lbs)

## I/O cables, connectors and accessories

Table 20. Cables, connectors and accessory specifications

Parameter	Specification
I/O connector type	68-pin standard "SCSI TYPE III" female connector
Compatible cables (for the 68-pin SCSI connector)	<ul style="list-style-type: none"> <li>▪ CA-68-3R — 68-pin ribbon cable; 3 feet.</li> <li>▪ CA-68-3S — 68-pin shielded round cable; 3 feet.</li> <li>▪ CA-68-6S — 68-pin shielded round cable; 6 feet.</li> </ul>
Compatible accessory products (for the 68-pin SCSI connector)	<ul style="list-style-type: none"> <li>▪ TB-102 termination board with screw terminals</li> <li>▪ RM-TB-100, 19-inch rack mount kit for TB-102</li> </ul>

## Signal I/O connectors

### BNC connectors

Table 21. BNC connectors pin out

BNC signals	Function
CH0	Analog input CH0
CH1	Analog input CH1
CH2	Analog input CH2
CH3	Analog input CH3
EXT TRIG	BNC connection for DIG TRIG*
EXT CLK	BNC connection for XAPCR clock*

\*These signals also available at SCSI connector

## 68-pin SCSI connector

Table 22. 68-pin SCSI connector pin out

Pin No.	Signal	Pin No.	Signal
1	AGND	35	AGND
2	RESERVED	36	RESERVED
3	AGND	37	AGND
4	RESERVED	38	RESERVED
5	AGND	39	AGND
6	VCAL	40	DAC 0
7	+5V PWR	41	DAC 1
8	AGND	42	AGND
9	DIN0	43	DOUT0
10	DIN1	44	DOUT1
11	DIN2	45	DOUT2
12	DIN3	46	DOUT3
13	DIN4	47	DOUT4
14	DIN5	48	DOUT5
15	DIN6	49	DOUT6
16	DIN7	50	DOUT7
17	DIN8	51	DOUT8
18	DIN9	52	DOUT9
19	DIN10	53	DOUT10
20	DIN11	54	DOUT11
21	DIN12	55	DOUT12
22	DIN13	56	DOUT13
23	DIN14	57	DOUT14
24	DIN15	58	DOUT15
25	CTR4 A	59	CTR0
26	CTR4 B	60	CTR1
27	CTR4 Z	61	CTR2
28	CTR5 A	62	CTR3
29	CTR5 B	63	TMR/PWM0
30	CTR5 Z	64	TMR/PWM1
31	CTR6 A	65	DIG TRIG
32	CTR6 B	66	XAPCR
33	CTR6 Z	67	XDPCR
34	DGND	68	DGND

**Measurement Computing Corporation**  
**10 Commerce Way**  
**Suite 1008**  
**Norton, Massachusetts 02766**  
**(508) 946-5100**  
**Fax: (508) 946-9500**  
**E-mail: [info@mccdaq.com](mailto:info@mccdaq.com)**  
**[www.mccdaq.com](http://www.mccdaq.com)**