

# **PCIM-DAS16JR/16**

## **Specifications**



Document Revision 1.0, February, 2010  
© Copyright 2010, Measurement Computing Corporation

# Specifications

Typical for 25 °C unless otherwise specified.

Specifications in *italic* text are guaranteed by design.

## Power consumption

+5V quiescent	500 mA typical, 750 mA max. Does not include the current consumed through 37-pin I/O connector.
+5V available at 37-pin I/O connector	1 A max, protected with re-settable fuse

## Analog input

A/D converter type	LTC1605ACSW
Resolution	16 bits
Number of channels	16 single-ended / 8 differential, switch selectable
Input ranges	$\pm 10\text{ V}$ , $\pm 5\text{ V}$ , $\pm 2.5\text{ V}$ , $\pm 1.25\text{ V}$ 0 to 10 V, 0 to 5 V, 0 to 2.5 V, 0 to 1.25 V
A/D Pacing (software programmable)	Internal counter - 82C54. Positive or negative edge, jumper selectable. External source (pin 25), Positive or negative edge, software selectable. Software polled
A/D Trigger (only available when internal pacing selected, software enable/disable)	External edge trigger (pin 25), Positive or negative edge, software selectable.
A/D Gate (only available when internal pacing selected, software enable/disable)	External gate (pin 25), High or Low level, software selectable.
Simultaneous Sample and Hold trigger	TTL output (pin 26) Logic 0 = Hold, Logic 1 = Sample Compatible with CIO-SSH16
Burst mode	Software selectable option, burst interval = 10 $\mu\text{s}$
Data transfer	From 1024 sample FIFO via interrupt w/ REPINSW Interrupt Software polled
Interrupt	INTA# - mapped to IRQn via PCI BIOS at boot-time
Interrupt enable	Programmable through PLX9030
Interrupt polarity	Active high level or active low level, programmable through PLX9030
Interrupt sources (software programmable)	<ul style="list-style-type: none"><li>▪ End of conversion</li><li>▪ FIFO not Empty</li><li>▪ End of Burst</li><li>▪ End of Acquisition</li><li>▪ FIFO Half Full</li></ul>
<i>A/D conversion time</i>	10 $\mu\text{s}$ max.
Throughput	100 kS/s
<i>Input coupling</i>	DC
<i>Input bandwidth (all ranges)</i>	325 kHz
Common mode range	$\pm 10\text{ V}$ min.
CMRR @ 60 Hz	-100 dB typ., -80 dB min
Recommended warm-up time	15 minutes

<i>Input bias current</i>	$\pm 3 \text{ nA}$ max.
<i>Input impedance</i>	$10 \text{ M Ohms}$ min.
<i>Absolute maximum input voltage</i>	+55/-40V fault protected via input mux.

## Accuracy

Typical accuracy	$\pm 2.3 \text{ LSB}$
Absolute accuracy	$\pm 5.0 \text{ LSB}$
Accuracy components	
Gain Error	Trimmable by potentiometer to 0
Offset Error	Trimmable by potentiometer to 0
<i>PGA linearity error</i>	$\pm 1.3 \text{ LSB typ., } \pm 10.0 \text{ LSB max.}$
Integral Linearity Error	$\pm 0.5 \text{ LSB typ., } \pm 3.0 \text{ LSB max.}$
<i>Differential Linearity Error</i>	$\pm 0.5 \text{ LSB typ., } \pm 2.0 \text{ LSB max.}$

Each PCIM-DAS16JR/16 is tested at the factory to ensure the board's overall accuracy error does not exceed  $\pm 5 \text{ LSB}$ . Total board error is a combination of gain, offset, differential linearity and integral linearity error. The theoretical absolute accuracy of the board may be calculated by summing these component errors. Worst case error is realized only in the unlikely event that each of the component errors are at their maximum level, and causing error in the same direction.

## Analog input drift

Range	Analog Input Full-Scale Gain drift	Analog Input Zero drift	Overall Analog Input drift
$\pm 10.00 \text{ V}$	$2.2 \text{ LSB/}^{\circ}\text{C}$ max.	$1.8 \text{ LSB/}^{\circ}\text{C}$ max.	$4.0 \text{ LSB/}^{\circ}\text{C}$ max.
$\pm 5.000 \text{ V}$	$2.2 \text{ LSB/}^{\circ}\text{C}$ max.	$1.9 \text{ LSB/}^{\circ}\text{C}$ max.	$4.1 \text{ LSB/}^{\circ}\text{C}$ max.
$\pm 2.500 \text{ V}$	$2.2 \text{ LSB/}^{\circ}\text{C}$ max.	$2.0 \text{ LSB/}^{\circ}\text{C}$ max.	$4.2 \text{ LSB/}^{\circ}\text{C}$ max.
$\pm 1.250 \text{ V}$	$2.2 \text{ LSB/}^{\circ}\text{C}$ max.	$2.3 \text{ LSB/}^{\circ}\text{C}$ max.	$4.5 \text{ LSB/}^{\circ}\text{C}$ max.
0 - 10.00 V	$4.1 \text{ LSB/}^{\circ}\text{C}$ max.	$1.9 \text{ LSB/}^{\circ}\text{C}$ max.	$6.0 \text{ LSB/}^{\circ}\text{C}$ max.
0 - 5.000 V	$4.1 \text{ LSB/}^{\circ}\text{C}$ max.	$2.1 \text{ LSB/}^{\circ}\text{C}$ max.	$6.2 \text{ LSB/}^{\circ}\text{C}$ max.
0 - 2.500 V	$4.1 \text{ LSB/}^{\circ}\text{C}$ max.	$2.4 \text{ LSB/}^{\circ}\text{C}$ max.	$6.5 \text{ LSB/}^{\circ}\text{C}$ max.
0 - 1.250 V	$4.1 \text{ LSB/}^{\circ}\text{C}$ max.	$3.0 \text{ LSB/}^{\circ}\text{C}$ max.	$7.1 \text{ LSB/}^{\circ}\text{C}$ max.

Absolute error change per  $^{\circ}\text{C}$  temperature change is a combination of the gain and offset drift of many components. The theoretical worst case error of the board may be calculated by summing these component errors. Worst case error is realized only in the unlikely event that each of the component errors are at their maximum level, and are causing error in the same direction.

## Noise performance

The following table summarizes the worst case noise performance for the PCIM-DAS16JR/16. Noise distribution is determined by gathering 50000 samples with inputs tied to ground at the PCIM-DAS16JR/16 main connector. Data represents both single-ended and differential modes of operation.

Range	LSBrms	Typical Counts
$\pm 10.00$ V	1.30	12
$\pm 5.000$ V	1.30	12
$\pm 2.500$ V	1.30	12
$\pm 1.250$ V	1.30	13
0 - 10.00 V	1.80	15
0 - 5.000 V	1.80	15
0 - 2.500 V	1.80	15
0 - 1.250 V	1.80	16

## Settling time

Settling time is defined here as the time required for a channel to settle to within a specified accuracy in response to a full-scale (FS) step. Two channels are scanned at a specified rate with a -FS DC signal presented to channel 1 and a +FS DC signal presented to channel 0.

Condition	Range	Accuracy			
			$\pm 0.00076\%$ ( $\pm 4$ LSB)	$\pm 0.0015\%$ ( $\pm 8$ LSB)	$\pm 0.0061\%$ ( $\pm 16$ LSB)
Same range to same range	$\pm 10$ V	Typ.	400 $\mu$ s	100 $\mu$ s	10 $\mu$ s
	$\pm 5$ V	Typ.	100 $\mu$ s	20 $\mu$ s	10 $\mu$ s
	$\pm 2.5$ V	Typ.	60 $\mu$ s	12 $\mu$ s	10 $\mu$ s
	$\pm 1.25$ V	Typ.	50 $\mu$ s	10 $\mu$ s	
	0 to 10 V	Typ.	400 $\mu$ s	100 $\mu$ s	10 $\mu$ s
	0 to 5 V	Typ.	100 $\mu$ s	20 $\mu$ s	10 $\mu$ s
	0 to 2 V	Typ.	60 $\mu$ s	12 $\mu$ s	10 $\mu$ s
	0 to 1.25 V	Typ.	50 $\mu$ s	10 $\mu$ s	

## Digital input / output

### Main connector

Digital output type	5V/TTL compatible
Digital input type	5V/TTL compatible, pulled to logic high via 10 K resistor network
Number of I/O	8
Configuration	4 fixed input, 4 fixed output
Output high voltage	3.8 volts min. @ -32 mA
Output low voltage	0.55 volts max. @ 32 mA
Input high voltage	2.0 volts min., 7 volts absolute max.
Input low voltage	0.8 volts max., -0.5 volts absolute min.
Data transfer	Programmed I/O
Power-up / reset state	DIG OUT [3:0] - TTL logic low state

## Counter

Counter type	82C54
Configuration	3 down counters, 16-bits each
Counter 1 source (software selectable)	<ul style="list-style-type: none"> <li>▪ External source from main connector (pin 21*)</li> <li>▪ 100 kHz internal source</li> </ul>
Counter 1 gate	External gate from main connector (pin 24*)
Counter 1 output	Available at main connector (pin 2)
Counter 2 source (jumper selectable at P2)	<ul style="list-style-type: none"> <li>▪ Internal 1 MHz</li> <li>▪ Internal 10 MHz</li> </ul>
Counter 2 gate (software enable/disable)	External source from main connector (pin 25*)
Counter 2 output	Internal only, chained to counter 3 source
Counter 3 source	Counter 2 output
Counter 3 gate (software enable/disable)	External source from main connector (pin 25*)
Counter 3 output	Available at main connector (pin 20). Programmable as ADC Pacer clock.
<i>Clock input frequency</i>	<i>10 MHz max.</i>
<i>High pulse width (clock input)</i>	<i>30 ns min.</i>
<i>Low pulse width (clock input)</i>	<i>50 ns min.</i>
<i>Gate width high</i>	<i>50 ns min.</i>
<i>Gate width low</i>	<i>50 ns min.</i>
<i>Input high</i>	<i>2.0 volts min., 5.5 volts absolute max.</i>
<i>Input low</i>	<i>0.8 volts max., -0.5 volts absolute min.</i>
<i>Output high</i>	<i>3.0 volts min. @ -2.5 mA</i>
<i>Output low</i>	<i>0.4 volts max. @ 2.5 mA</i>
Crystal oscillator frequency	10 MHz
Frequency accuracy	50 ppm

\* Pins 21, 24, and 25 are pulled to logic high via 10 K resistors.

## Environmental

Operating temperature range	0 to 70 °C
Storage temperature range	-40 to 100 °C
Humidity	0 to 95% non-condensing

## Mechanical

Card dimensions	PCI half card: 136.5 mm (L) x 106.9 mm (W) x 11.65 mm (H)
Form factor	Universal PCI keying. Compatible with 3.3 V/5 V 32-bit, 33 MHz back planes.

## Main connector and pin out

Connector type	37-pin male "D" connector
Connector compatibility	Identical to the CIO-DAS16JR/16 connector
Compatible accessory products	CIO-MINI37 CIO-SCB37 CIO-SSH-16
Compatible cables	C37FF-x C37FFS-x

### 8-channel differential mode pin out

Pin	Signal Name	Pin	Signal Name
1	+5V PC BUS POWER	20	CTR 3 OUT
2	CTR 1 OUT	21	CTR 1 CLOCK IN
3	DIG OUT 3	22	DIG OUT 2
4	DIG OUT 1	23	DIG OUT 0
5	DIG IN 3	24	DIG IN 2 / CTR1 GATE
6	DIG IN 1	25	DIG IN 0 / EXT TRIG / EXT PACER / EXT GATE
7	DIG GND	26	SS&H OUT
8	NC	27	NC
9	NC	28	AGND
10	NC	29	AGND
11	CH7 LO	30	CH7 HIGH
12	CH6 LO	31	CH6 HIGH
13	CH5 LO	32	CH5 HIGH
14	CH4 LO	33	CH4 HIGH
15	CH3 LO	34	CH3 HIGH
16	CH2 LO	35	CH2 HIGH
17	CH1 LO	36	CH1 HIGH
18	CH0 LO	37	CH0 HIGH
19	AGND		

### 16-channel single-ended mode pin out

Pin	Signal Name	Pin	Signal Name
1	+5V PC BUS POWER	20	CTR 3 OUT
2	CTR 1 OUT	21	CTR 1 CLOCK IN
3	DIG OUT 3	22	DIG OUT 2
4	DIG OUT 1	23	DIG OUT 0
5	DIG IN 3	24	DIG IN 2 / CTR1 GATE
6	DIG IN 1	25	DIG IN 0 / EXT TRIG / EXT PACER / EXT GATE
7	DIG GND	26	SS&H OUT
8	NC	27	NC
9	NC	28	AGND
10	NC	29	AGND
11	CH15 HIGH	30	CH7 HIGH
12	CH14 HIGH	31	CH6 HIGH
13	CH13 HIGH	32	CH5 HIGH
14	CH12 HIGH	33	CH4 HIGH
15	CH11 HIGH	34	CH3 HIGH
16	CH10 HIGH	35	CH2 HIGH
17	CH9 HIGH	36	CH1 HIGH
18	CH8 HIGH	37	CH0 HIGH
19	AGND		

**Measurement Computing Corporation**  
**10 Commerce Way**  
**Suite 1008**  
**Norton, Massachusetts 02766**  
**(508) 946-5100**  
**Fax: (508) 946-9500**  
**E-mail: [info@mccdaq.com](mailto:info@mccdaq.com)**  
**[www.mccdaq.com](http://www.mccdaq.com)**