# CIO-DAS6402/16 & CIO-DAS6402/12

High Speed 64 Channel Analog Input boards with 2 Analog Output Channels & 8 Digital I/O bits

CIO-DAS6402/16	CIO-DAS6402/12		
Features • 32 ch diff. / 64 single-ended • 16-bit A/D resolution • 100Khz sample rate • Dual 16-bit D/As • 1024 sample FIFO • 16-bits digital I/O • 3 CTRs	Features • 32 ch diff. / 64 single-ended • 12-bit A/D resolution • 330 KHz sample rate • Dual 12-bit D/As • 1024 sample FIFO • 16-bits digital I/O • 3 CTRs		
<b>DESCRIPTION</b> The CIO-DAS6402 multifunction analog and digital I/O boards set the new standard for high channel count, high speed data acquisi- tion.	<b>12- AND16-BIT RESOLUTION</b> The CIO-DAS6402/16 provides a full 16 bits of A/D resolution (1 part in 65,536) while the CIO-DAS6402/12 provides 12-bit resolution (1 part in 4096).		
Installed in any ISA-bus compatible personal computer the CIO- DAS6402 turns your personal computer into a high speed data acquisition and control station suitable for laboratory data collec- tion, instrumentation, production test, or industrial monitoring.	The only difference between the 12 and 16 bit A/D control registers is the A/D least significant byte data register. Shown below is A/D data registers for the 6402/12 and 6402/16. The 16 bit board simply has useful data in the 4 least significant bits (instead of 0). This is also the format difference when writing the D/A registers.		
The CIO-DAS6402 is supported by the Universal Library software allowing users to program in and DOS or Windows-based language. The board is also supported by a wide vareity of powerful applications pack- ages including HP VEE.	12 Bit Board A/D Data format   D15 D14 D13 D5 D4 D3 D2 D1 D0   A11 A10 A9 A1 A0 0 0 0 0 0   16 Bit Board A/D Data format D15 D14 D13 D5 D4 D3 D2 D1 D0		
FIFO Buffer = Windows Ready The FIFO Buffer collects the results of A/D conversions and stores them until the personal com- puter CPU is able to transfer the data into PC memory. A FIFO buffer allows the PC to store up the A/D transfer requests, then service the requests in batches. Under Windows, many de- manding resources employ block transfers. Your A/D board	A15 A14 A13 A5 A4 A3 A2 A1 A0All A/D range selection on the CIO-DAS6402 is selected via software. The D/A range on the CIO-DAS6402/12 is also set via software while the output range of the CIO-DAS6402/16 is set by DIP switches on the board. The ranges and resolutions available on the CIO-DAS6402 boards are shown below.Bipolar 12-bit16-bitBipolar 12-bit16-bitRangeRes.±10V4.88mV305uV0-10V2.44mV153uV±5V2.44mV153uV		
should work in concert rather ISA Bus Interface	±2.5V   1.22mV   76.3uV   0-2.5V   0.61mV   38.1uV     ±1.25V   0.61mV   38.1uV   0-1.25V   0.305mV   19.1uV		

performance PC.

# MINIMIZING CHANNEL-CHANNEL SKEW (BURST MODE)

Channel to channel skew is the result of multiplexing the A/D inputs and is defined as the time between consecutive samples. For example, if four channels are sampled at a rate of 1 Khz per channel, the channel skew is 250 uS (1 mS / 4).

Burst mode minimizes channel to channel skew by clocking the A/ D at the maximum rate between successive channels. For example, at the 1mS pulse channel 0 is sampled, then channel 1 is sampled 4uS later, then channel 2, 4uS after that and channel 3, 4uS after that. Then no samples are taken until the next 1mS pulse when channel 0 is sampled again. In this scheme the rate for all channels is 1KHz but the channel to channel skew (delay) is now 10uS between channels or 12uS total. The minimum burst mode delay is 10 uS on the CIO-DAS6402/16 and 4 uS for the CIO-DAS6402/12.



## **CONNECTOR**

All I/O signals are brought through a 100-pin high-density connector. Field wiring is greatly simplified by using the optional C100-FF2 cable and CIO-TERM100 screw terminal board. The Pinout of the CIO-DAS6402 is shown below.

LLGND 1	••]	51	LLGND
IN0+ 2	é é l	52	IN16+
IN0-/IN32+ 3	• •	53	IN16-/IN48+
IN1+ 4	• •	54	IN17+
IN1-/IN33+ 5	••	55	IN17-/IN49+
IN2+ 6	••	56	IN18+
IN2-/IN34+ 7	é é l	57	IN18-/IN50+
IN3+ 8	• •	58	IN19+
IN3-/IN35+ 9	é é l	59	IN19-/IN51+
IN4+ 10	••	60	IN20+
IN4-/IN36+ 11	<b>•</b> •	61	IN20-/IN52+
IN5+ 12	é é l	62	IN21+
IN5-/IN37+ 13	ě ě l	63	IN21-/IN53+
IN6+ 14	é é l	64	IN22+
IN6-/IN38+ 15	ě ě l	65	IN22-/IN54+
IN7+ 16	ě ě l	66	IN23+
IN7-/IN39+ 17	é é l	67	IN23-/IN55+
LLGND 18	ě ě l	68	LLGND
IN8+ 19	ě ě l	69	IN24+
IN8-/IN40+ 20	é é l	70	IN24-/IN56+
IN9+ 21	ě ě l	71	IN25+
IN9-/IN41+ 22	ě ě l	72	IN25-/IN57+
IN10+ 23	ě ě l	73	IN26+
IN10-/IN42+ 24	ě ě l	74	IN26-/IN58+
IN11+ 25	ě ě l	75	IN27+
IN11-/IN43+ 26	ě ě l	76	IN27-/IN59+
IN12+ 27	ě ě l	77	IN28+
IN12-/IN44+ 28	ŏŏl	78	IN28-/IN60+
IN13+ 29	ě ě l	79	IN29+
IN13-/IN45+ 30	ě ě l	80	IN29-/IN61+
IN14+ 31	ě ě l	81	IN30+
IN14-/IN46+ 32	ě ě l	82	IN30-/IN62+
IN15+ 33	ě ě l	83	IN31+
IN15-/IN47+ 34	ě ě l	84	IN31-/IN63+
GROUND FOR DAC0 35	é é l	85	DOUTO
DAC0 OUTPUT 36	ě ě l	86	DOUT1
GROUND FOR DAC1 37	ě ě l	87	DOUT2
DAC1 OUTPUT 38	é é l	88	DOUT3
CTR0 CLK IN 39	ė ė i	89	CHASSIS GND
DIN2/CTR0 GATE 40	é é l	90	+12V SUPPLY OUT
COUNTER 0 OUTPUT 41	ě ě l	91	CHASSIS GND
DIN0/AD PACER IN 42	ě ě l	92	-12V SUPPLY OUT
DIN1/AD GATE/AD TRIG 43	é é l	93	DING
DIN 3 44	ě ě l	94	DINZ
DIN 4 45	ě ě l	95	DOUT4
DIN 5 46	• • l	96	DOUT5
-5V REF OUT 47	ė ē l	97	DOUT6
+5V SUPPLY OUT 48	ė ě l	98	DOUT7
SSH OUT 40	ē ē l	99	EXTERNAL INTERRUPT IN
CHASSIS GND 50	ė ĕ l	100	CHASSIS GND
		100	
CIO-DAS6402 ANALOG SIGNAL CO	NNECT	OR -	View from rear of the computer
		~	

## Resolution

A/D conversion time
Throughput
Integral Linearity error
No missing codes guaranteed
Gain drift (A/D specs)
Zero drift (A/D specs)
Input leakage current
Input impedance
Absolute maximum input voltage
A/D Triggering Modes

(Typical for 25 Deg. C unless otherwise specified.)

**SPECIFICATIONS** 

Analog input section (6402/16)

## Analog input section (6402/12)

Resolution A/D conversion time Throughput Differential Linearity error Integral Linearity error Gain drift (A/D specs) Zero drift (A/D specs) Input leakage current Input impedance Absolute maximum input voltage ±15V A/D Triggering Modes

## Analog Output (6402/16)

Resolution Number of channels Voltage Ranges

Differential nonlinearity Integral nonlinearity Monotonicity

Gain drift Bipolar offset drift Unipolar offset drift Settling time (20V step to  $\pm \frac{1}{2}$ LSB) 12µs typ, 19us max Settling time (10V step to  $\pm \frac{1}{2}$ LSB) 6µs typ, 9us max Slew Rate Current Drive Output short-circuit duration Amp Output Impedance (OP-27) Miscellaneous

16 bits 5 us 100KHzmin  $\pm 2LSB max$ 16 bits ±7ppm/°C, all ranges  $\pm 2ppm/^{\circ}C$ , all ranges 200nA Min 10Meg Ohms  $\pm 15V$ Edge (triggered) or level (gated). Programmable polarity Unlimited pre- and posttrigger samples.

12 bits  $3 \mu s$ 333KHzmin  $\pm .75$ LSB  $\pm .5LSB$ ±6ppm/°C, all ranges ±1ppm/°C, all ranges 200nA Min 10Meg Ohms Edge (triggered) or level (gated). Programmable polarity Unlimited pre- ans posttrigger samples.

16 bits 2 Voltage Output ±2.5, ±5, ±10, 0-2.5, 0-5, 0-10 switch selectable

 $\pm 2LSB$  max over temperature  $\pm 2LSB$  max over temperature Guaranteed monotonic to 15 bits

 $\pm 15 \, \text{ppm/}^{\circ} \text{Cmax}$  $\pm 5 \text{ ppm/}^{\circ}\text{C} \text{ max}$ ±3ppm/°C max 2.8 V/uS Typical  $\pm 5 \,\mathrm{mA\,min}$ 40 mA min Continuous 0.1 Ohms max On power up and reset, all DAC's cleared to 0 volts

## Analog Output (6402/12)

Channels Resolution Channel configuration Voltage Ranges

Differential nonlinearity Integral nonlinearity Monotonicity

D/A Gain drift D/A Bipolar offset drift D/A Unipolar offset drift

Throughput

Settling time (20V step to  $\pm \frac{1}{2}$ LSB) 5 µs typ, 8 µs max Slew Rate 4V/µs typ

Current Drive Output short-circuit duration Amp Output Impedance (AD711) 0.1 Ohms max

Miscellaneous

#### **Digital Input/Output**

**Digital** Type

Configuration

Output High Output Low

Input High

Input Low

# **Counter section**

Counter type Configuration

## Environmental

Operating temperature range Storage temperature range Humidity

Power consumption Icc: Operating (6402/16) Icc: Operating (6402/12) Software programmable ±1LSB max ±1LSB max Guaranteed monotonic over temperature  $\pm 15 \text{ ppm/}^{\circ}\text{C} \text{ max}$ ±5 ppm/°C max

System dependent (software paced)

 $\pm 3 \text{ ppm/}^{\circ}\text{C} \text{ max}$ 

two

12-bit

Voltage Output

±10V, ±5V, 0-5V, 0-10V.

 $\pm 2 \,\mathrm{mA\,min}$ 25 mA indefinite

Output: 74LS244

Input: 74LS273

2.0 volts min, 7 volts absolute max

0.8 volts max,

3 down counters, 16 bits each

82C54

0 to 70°C

-40 to 100°C

0 to 90% non-condensing

1.17A typical, 1.67A max

1.05A typical, 1.6A max

On power up and reset, all DAC's cleared to 0 volts

Enhanced: Two dedicated

ports, 8 input and 8 output

2.7 volts @ -.4mA min

0.4 volts @ 8 mA min

-0.5 volts absolute min

## **SOFTWARE**

All CIO-DAS6402 boards come complete with ComputerBoard's powerful and helpful *InstaCal*<sup>TM</sup> software package. *InstaCal*<sup>TM</sup> is a complete installation, calibration and test program for all ComputerBoards data acquisition and control boards. Complete with extensive error checking, *InstaCal*<sup>TM</sup> guides you through installation and setup of your data acquisition board and creates the board configuration file for the Universal Library

The CIO-DAS6402 boards are also fully compatible with ComputerBoards' powerful UniversalLibrary. The Universal Library is a complete set of I/O libraries and drivers for all of our boards, for all Windows and DOS languages.

Universal means board to board the syntax for an analog input is the same. From CIO-DAS08 to CIO-DAS16/M1 the programming line looks the same. In addition, the UniversalLibrary is intelligent. It knows about individual boards and their capabilities. If you ask for something the board cannot do, a warning message supplies the information you need to correct the program.

Universal means language-to-language the syntax remains constant. The functions and features remain constant. The intelligent capability parser remains constant. Want to change programming languages? The UniversalLibrary requires no relearning.

## ACCESSORIES

Field wiring is greatly simplified when you purchase the optional C100-FF2 cable and CIO-TERM100 screw terminal board. This combination brings all 100 CIO-DAS6402 pins out to easy to connect to screw terminals. The screw terminals accept wire sizes 12-22 AWG. The board provides positions to mount pull-up and pull down resistors or other user installed circuitry.



# **ORDERING GUIDE**

CIO-DAS6402/16 CIO-DAS6402/12

C100-FF2 CIO-TERM100 64 channel, 16-bit analog I/O board 64 channel, 12-bit analog I/O board

100 conductor cable 100 terminal screw terminal adapter board