



UDD33



Parallel Port Test Point




Digilab II XL, FPGA Development Base Board
 Copyright 2001, Digilent Inc.

TITLE: DlabD2x1

Document Number: PB-500-015	REV: A
-----------------------------	--------


Date: 2/13/2002 01:27:53p	Sheet: 1/5
---------------------------	------------

Connector E




J2

Connector F




J3

JTAG Programming Connector



J5

Gate Array Mode Selection



J6

Digilab II XL, FPGA Development Base Board
Copyright 2001, Digilent Inc.


TITLE: DlabD2x1

Document Number: PB-500-015

REV:
A

Date: 2/13/2002 01:27:53p

Sheet: 2/5



Power

TMS	142	TMS
TDI	32	TDI
TDO	34	TDO
TCK	2	TCK
GCK0	88	B39
GCK1	91	MCLK
GCK2	18	B40
GCK3	15	BTN1
M0	109	MODE0
M1	111	MODE1
M2	106	MODE2
/PROGRAM	69	PR0G
DONE	72	DONE
CCLK	37	CCLK
IO/INIT	68	INIT
IO/DOUT	38	LED1
IO/DIN/D0	39	DIN
IO/D1	44	B12
IO/D2	46	B11
IO/D3	49	B8
IO/D4	57	A40
IO/D5	60	A37
IO/D6	62	A36
IO/D7	67	A32
IO/CS	31	B16
IO/WRITE	30	B17
N/C	104	
N/C	105	

Special Function

XC2S-TQ144
IC1

I0001	3	B35
I0002	4	B34
I0003	5	B33
I0004	6	B32
I0005	7	B31
I0006	10	B30
I0007	11	B29
I0008	12	B28
I0009	13	B27
I0010	19	B26
I0011	20	B25
I0012	21	B24
I0013	22	B23
I0014	23	B22
I0015	26	B21
I0016	27	B20
I0017	28	B19
I0018	29	B18
I0019	40	B15
I0020	41	B14
I0021	42	B38
I0022	43	B13
I0023	47	B10
I0024	48	B9
I0025	50	B7
I0026	51	B6
I0027	54	B5
I0028	56	B4
I0029	58	A39
I0030	59	A38
I0031	63	A35
I0032	64	B37
I0033	65	A34
I0034	66	A33
I0035	74	A31
I0036	75	A30
I0037	76	B36
I0038	77	A29
I0039	78	A28
I0040	79	A27


General I/O

I0041	80	A26
I0042	83	A25
I0043	84	A24
I0044	85	A23
I0045	86	A22
I0046	87	A21
I0047	93	A20
I0048	94	A19
I0049	95	A18
I0050	96	A17
I0051	99	A16
I0052	100	A15
I0053	101	
I0054	102	A14
I0055	103	A13
I0056	112	A12
I0057	113	A11
I0058	114	A10
I0059	115	A9
I0060	116	
I0061	117	A8
I0062	118	A7
I0063	120	A6
I0064	121	A5
I0065	122	A4
I0066	123	PD5
I0067	124	PD4
I0068	126	PD3
I0069	129	PD2
I0070	130	PD1
I0071	131	PD7
I0072	132	PD6
I0073	133	PD5
I0074	134	PD4
I0075	136	PD3
I0076	137	PD2
I0077	138	
I0078	139	PD1
I0079	140	PD0
I0080	141	PWF


General I/O

Digilab II XL, FPGA Development Base Board Copyright 2001, Digilent Inc.	
TITLE: DlabD2x1	
Document Number: PB-500-015	REV: A
Date: 2/13/2002 01:27:53p	Sheet: 3/5


JTAG Configuration Interface




Serial Configuration ROM



Clock Oscillator



Test I/O



Digilab II XL, FPGA Development Base Board
Copyright 2001, Digilent Inc.


TITLE: DlabD2x1

Document Number: PB-500-015

REV:
A

Date: 2/13/2002 01:27:53p

Sheet: 4/5



Digilab II XL, FPGA Development Base Board Copyright 2001, Digilent Inc.	
TITLE: DlabD2x1	
Document Number: PB-500-015	REV: A
Date: 2/13/2002 01:27:53p	Sheet: 5/5