# C1 Memory Module Configuration Project User Manual

Revision: 3/21/05



Doc: 562-001

### 1 Usage

The Digilent C1 memory module configuration project provides:

- reading and writing functions for the 512 KB RAM chip on the module
- erasing, reading and writing functions for the 512 KB Flash chip on the module

The project also works with the C0 memory module (128 KB RAM + 512 KB Flash).

### 2 Related Digilent Reference Projects

- The C2MemCfg project is a similar project able to configure the Digilent C2 memory module (2 x 512 KB RAM chips, seen as a contiguous 1 MB RAM).
- The C3MemCfg project is a similar project able to configure the Digilent C3 memory module.
- The C1MemCfgX2 project is an example of modifying the C1MemCfg project to support two C1 memory modules connected to the same system board and configured through the same connection and communication module. It can be used as a model for custom projects able to support up to five Cx memory modules (identical or different). The maximum number of memory modules is one less than the number of available system board connectors.

When reference is made to any of these projects, the generic name CxMemCfg is used.

# 3 PC Required Software

- Digilent TransPort and/or
- MemUtil

# 4 The Reference Digilent Board Configuration

The ready-to-compile project is built for the Spartan 3 system board with a Digilent USB 2.0 module attached to connector A1 and a Digilent C1 memory module attached to connector A2.

# 5 Available Digilent Board Configurations

Compiled Bit files and Board Specific Source Files are available for:

#### 5.1 Digilab 2FT Motherboard (Spartan XC2S300E or XC2S400E FPGA) with:


- Digilent USB 2.0 module on A1 connector
- Digilent C1 (or C0) memory module on A2 connector
- Digilab Digital I/O 4 on C1, C2 connectors (optional: used by Main.bit, not used by C1MemCfg.bit see section 6)

#### 5.2 Digilab 2SB Motherboard with:

- Digilent USB 2.0 module on A1 connector
- Digilent C1 (or C0) memory module on A2 connector
- Digilab Digital I/O 4 on C1, C2 connectors (optional: used by Main.bit, not used by C1MemCfg.bit see section 6)

#### 5.3 Digilent Pegasus Motherboard (Spartan XC2S50 or XC2S200 FPGA) with:

Digilent USB 2.0 module on A1 motherboard connector



Digilent C1 (or C0) memory module on A2 connector

#### 5.4 Digilent Spartan 3 Motherboard (Spartan XC3S200 or XC3S400 FPGA) with:

- Digilent USB 2.0 module on A1 motherboard connector
- Digilent C1 (or C0) memory module on A2 connector

# 6 Available Project and Compiling Variants

- with 7-segment display showing the lower 16 memory address bus bits (Main.bit)
- without display (C1MemCfg.bit)

Choosing Main.sch as the highest level file in the project hierarchy enables the display feature. The Digilab Digital I/O 4 board should be part of the configuration or the motherboard should have the 4-digit, 7-segment display on it. The compiled file is Main.bit.

Choosing C1MemCfg.sch as the highest level file in the project hierarchy disables the display feature, releasing the associated resources (pins, internal logic, etc.) This can be done even if the whole project includes the Main.sch file, and C1MemCtrl is displayed as a lower level hierarchical file: just highlight C1MemCtrl in the "Sources in Project" and generate the programming file C1Memcfg.bit.

# 7 Digilent Library Components Used

- C1MemCtrl
- EppCtrl
- Disp7sCtrl

# 8 Project Description

The project implements an EPP interface (EppCtrl) able to communicate with the EPP port emulated by the Digilent USB 2.0 module. The EPP interface controls the EPP data registers implemented in the memory module controller (C1MemCtrl). The memory module controller generates the signal sequence needed to erase, read, or write the Flash and to read or write the RAM chips. For detailed descriptions of each component, see the *Digilent Component Library*.

# 9 Using Digilent MemUtil Software to Configure the Memory Module

Using MemUtil to configure the memory module is very simple and intuitive. You should keep in mind the features provided by the C1 memory module (512 KB RAM and 512 KB Flash) or C0 memory module (128 KB RAM and 512 KB Flash). The software functions are:

Properties. The user sets:

- Connection Properties. In the pull-down menu, the desired connection is selected. Multiple communication modules (Ethernet, USB, Serial) can be connected at the same time to the host PC. A MemUtil instance uses a single such connection.
- Configure. The selected connection can be configured. For more information, see the Adept User Manual.
- Memory configuration. Selects the Digilent memory module type. The C1MemCfg project works with a single C1 or C0 memory module.
- Starting Register Address. MemUtil supports multiple memory modules attached to different motherboard connectors. For more details, see the C1memCfgX2 project. For the C1MemCfg project, select  $\theta x \theta \theta$ .

Load RAM. The user specifies:

- the source file
- the File Start Location
- the RAM start address

- the length of transferred data block
- the Verify option

Load Flash. Same as above, plus:

 the Auto Erase option. The software erases only the Flash blocks which are affected by the Load operation.

Store RAM. The user specifies:

- the RAM start address
- the length of transferred data block
- the destination file
- the file write option (Append, Replace, Overwrite)
- the File Start Location (only for Overwrite)

Store Flash. Same as above.

Erase Flash. The user specifies:

- the blocks selected for erase operation
- type of operation (Erase All or Erase Selected)

Multiple instances of MemUtil can run at the same time, on the same PC, sharing the same connection, communication module, system board, and memory module. Other Digilent applications (such as Digilent TransPort and Digilent ExPort) can also share the same connection. The MemUtil instances sharing the same connection can share the same memory module or be assigned to different memory modules. On the other hand, the C1MemCfg project only supports a single memory module (C1 or C0 type).

Memory modules are identified by the starting register address. The C1MemCfg project assigns the starting register address 0x00 to the memory module.

Successive operations can be launched through any active MemUtil instance. The user should allow a command to be fully executed before launching another one for the same communication module.

To control multiple memory modules connected to the same system board (and through the same connection and communication module), the CxMemCfg project needs to be modified. An example is the C1MemCfgX2 project. For more information, see the C1 Memory Module Configuration X2 Project User Manual.

Multiple MemUtil instances can be used to control different board sets. For example, multiple different USB channels can be connected each to its own set (USB module + system board + memory module). Each system board needs to be configured with a CxMemCfg project. In this case, MemUtil instances are set to use different connections.


# 10 Using Digilent TransPort Software to Configure the Memory Module

The TransPort software allows the user to access the memory module at lower level commands. The routines are the same as the ones used by MemUtil, to implement the high level commands described above. TransPort is useful for debugging purposes and for checking the command sequences before implementing them in a user generated software application.

The software functions are:

Properties . The user sets:

• Connection Properties. In the pull-down menu, the desired connection is selected. Multiple communication modules (Ethernet, USB, Serial), can be connected at the same time to the host PC. A MemUtil instance uses a single such connection.



 Configure. The selected connection can be configured. For more information, see the Adept User Manual.

Load File. Sends a file (fragment) to a specified EPP Data Register. The user specifies:

- the source file
- the File Start Location
- the Destination Register
- the Load Entire File option
- the length of transferred data block (only if the Load Entire File option is not checked)

Store File. Reads a specified EPP Data Register and saves data to a file (fragment). The user specifies:

- the destination file
- the File Output Mode (Append, Replace, Overwrite)
- the File Start Location (only for Overwrite)
- the Source Register
- the length of transferred data block

Register I/O. Reads or writes a byte from/to a specified EPP Data Register. The user specifies:

- the EPP Register Address
- the data (for write operations)
- the read Display Format

There are 8 lines, each able to define a register address and data. Their transfer can be performed line by line (by pressing the Read or Write button of the desired line) or as full sequence, pressing the Read All or Write All buttons.

Multiple instances of TransPort can run at the same time, on the same PC, sharing the same connection, communication module, system board, and memory module. Other Digilent applications (such as MemUtil and ExPort) can also share the same connection. The TransPort instances sharing the same connection can share the same memory module or be assigned to different memory modules. On the other hand, the C1MemCfg project only supports a single C1 memory module.

Memory modules are identified by the Register Address range. The C1MemCfg project assigns the Register Address range 0x00 ...0x07 to the memory module.

Successive operations can be launched through any active TransPort instance. The user should allow a command to be fully executed before launching another one for the same communication module.

To control multiple memory modules connected to the same system board (and through the same connection and communication module), the CxMemCfg project needs to be modified. An example is the C1MemCfgX2 project. For more information, see the C1 Memory Module Configuration X2 Project User Manual.

Multiple TransPort instances can be used to control different board sets. For example, multiple different USB channels can be connected each to its own set (USB module + system board + memory module). Each system board needs to be configured with a CxMemCfg project. In this case, TransPort instances are set to use different connections.

As described above, the TransPort software can be used to control any EPP interface implemented in the FPGA circuit. The following section shows how to access the specific C1 memory module features.

### 10.1 Reading a RAM Location with Low-Level EPP Commands

The user directly controls the memory busses (Data, Address and Control), using the Register I/O function:

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1



- 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
- 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Generate the read sequence on the memory control bus:
  - 2.1. Activate RamCS and MemOE signals write "11010" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 3. Read the Memory Data Bus Register MemDB(7 downto 0)):
  - 3.1. Read the EPP Register regMemRdData(7 downto 0) at EPP address MemDataRd = 5
- 4. Finish the read sequence on the memory control bus:
  - 4.1. Deactivate RamCS and MemOE signals write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)

#### 10.2 Reading a Flash Location with Low-Level EPP Commands

Before attempting to read the Flash memory, make sure the Flash is in the Array Read mode. The Flash chip can be set in Array Read mode by either of the following actions:

- Power up reset
- Activate the Reset pin (RP) (active LOW)
- Issue the READ ARRAY command.

Once in READ ARRAY mode, the Flash chip holds that mode until a different command is sent.

If the Flash chip is already in READ ARRAY mode, skip the steps 1 to 2.

- 1. Load Read Array command to the Memory Data Bus Register MemDB(7 downto 0)):
  - 1.1. Write the Read Array command (FFh) to EPP Register regMemWrData(7 downto 0) at EPP address MemDataWr = 4
- 2. Generate the write sequence on the memory control bus:
  - 2.1. Activate FlashCS and MemWr signals write "10101" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 2.2. Deactivate MemWr signal write "10111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 2.3. Deactivate FlashCS signal write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 3. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 3.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 3.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 3.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 4. Generate the read sequence on the memory control bus:
  - 4.1. Activate FlashCS and MemOE signals write "10110" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 5. Read the Memory Data Bus Register MemDB(7 downto 0)):
  - 5.1. Read the EPP Register regMemRdData(7 downto 0) at EPP address MemDataRd = 5
- 6. Finish the read sequence on the memory control bus:
  - 6.1. Deactivate FlashCS and MemOE signals write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)

#### 10.3 Writing a RAM Location with Low-Level EPP Commands

The user directly controls the memory busses (Data, Address and Control), using the Register I/O function:

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Load the Memory Data Bus Register MemDB(7 downto 0)):
  - 2.1. Write the data byte to EPP Register regMemWrData(7 downto 0) at EPP address MemDataWr = 4

- 3. Generate the write sequence on the memory control bus:
  - 3.1. Activate RamCS and MemWr signals write "11001" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 3.2. Deactivate MemWr signal write "11011" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 3.3. Deactivate RamCS signal write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)

#### 10.4 Writing a Flash Location with Low-Level EPP Commands

The user directly controls the memory busses (Data, Address and Control), using the Register I/O function:

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Load Write Command to the Memory Data Bus Register MemDB(7 downto 0)):
  - 2.1. Write the Write Command (40h) to EPP Register regMemWrData(7 downto 0) at EPP address MemDataWr = 4
- 3. Generate the write sequence on the memory control bus:
  - 3.1. Activate FlashCS and MemWr signals write "10101" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 3.2. Deactivate MemWr signal write "10111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 3.3. Deactivate FlashCS signal write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 4. Load data to the Memory Data Bus Register MemDB(7 downto 0)):
  - 4.1. Write the data byte to EPP Register regMemWrData(7 downto 0) at EPP address MemDataWr = 4
- 5. Generate the write sequence on the memory control bus:
  - 5.1. Activate FlashCS and MemWr signals write "10101" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 5.2. Deactivate MemWr signal write "10111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 5.3. Deactivate FlashCS signal write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)

When manually writing a data byte using TransPort software, steps 6 to 13 below are not necessary (in fact, it's not possible to perform them fast enough.) They check a status bit of the Flash chip, which pulses low, while the internal Flash logic performs the write operation. Typical pulse length is 2µs. The steps are posted here as a reference to be implemented in a software or HDL component, which automatically performs the write sequence.

- 6. Generate the read sequence on the memory control bus:
  - 6.1. Activate FlashCS and MemOE signals write "10110" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 7. Read the Flash Status Register (SR) on the Memory Data Bus Register MemDB(7 downto 0)):
  - 7.1. Read the EPP Register regMemRdData(7 downto 0) at EPP address MemDataRd = 5
- 8. Finish the read sequence on the memory control bus:
  - 8.1. Deactivate FlashCS and MemOE signals write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 9. Check the SR7 bit (MSB of SR). Loop back to 6, if SR7 = 1.
- 10. Generate the read sequence on the memory control bus:
  - 10.1. Activate FlashCS and MemOE signals write "10110" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 11. Read the Flash Status Register (SR) on the Memory Data Bus Register MemDB(7 downto 0)):
  - 11.1. Read the EPP Register regMemRdData(7 downto 0) at EPP address MemDataRd = 5

- 12. Finish the read sequence on the memory control bus:
  - 12.1. Deactivate FlashCS and MemOE signals write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 13. Check the SR7 bit (MSB of SR). Loop back to 10, if SR7 = 0.


#### 10.5 Erasing a Flash Block with Low-Level EPP Commands

The user directly controls the memory busses (Data, Address and Control), using the Register I/O function:

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)) any address in the block to be erased:
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Load Erase Command to the Memory Data Bus Register MemDB(7 downto 0)):
  - 2.1. Write the Erase Command (20h) to EPP Register regMemWrData(7 downto 0) at EPP address MemDataWr = 4
- 3. Generate the write sequence on the memory control bus:
  - 3.1. Activate FlashCS and MemWr signals write "10101" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 3.2. Deactivate MemWr signal write "10111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 3.3. Deactivate FlashCS signal write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 4. Load Confirm Erase Command to the Memory Data Bus Register MemDB(7 downto 0)):
  - 4.1. Write the Confirm Erase Command (D0h) to EPP Register regMemWrData(7 downto 0) at EPP address MemDataWr = 4
- 5. Generate the write sequence on the memory control bus:
  - 5.1. Activate FlashCS and MemWr signals write "10101" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 5.2. Deactivate MemWr signal write "10111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
  - 5.3. Deactivate FlashCS signal write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)

When manually writing a data byte using TransPort software, steps 6 to 13 below are not necessary (in fact, it's not possible to perform them fast enough.) They check a status bit of the Flash chip, which pulses low, while the internal Flash logic performs the write operation. Typical pulse length is 200-500ms. The steps are posted here as a reference to be implemented in a software or HDL component, which automatically performs the erase sequence.

- 6. Generate the read sequence on the memory control bus:
  - 6.1. Activate FlashCS and MemOE signals write "10110" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 7. Read the Flash Status Register (SR) on the Memory Data Bus Register MemDB(7 downto 0)):
  - 7.1. Read the EPP Register regMemRdData(7 downto 0) at EPP address MemDataRd = 5
- 8. Finish the read sequence on the memory control bus:
  - 8.1. Deactivate FlashCS and MemOE signals write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 9. Check the SR7 bit (MSB of SR). Loop back to 6, if SR7 = 1.
- 10. Generate the read sequence on the memory control bus:
  - 10.1. Activate FlashCS and MemOE signals write "10110" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 11. Read the Flash Status Register (SR) on the Memory Data Bus Register MemDB(7 downto 0)):
  - 11.1. Read the EPP Register regMemRdData(7 downto 0) at EPP address MemDataRd = 5
- 12. Finish the read sequence on the memory control bus:



- 12.1. Deactivate FlashCS and MemOE signals write "11111" to the regMemCtl(4 downto 0), at EPP address MemCtrlReg = 0)
- 13. Check the SR7 bit (MSB of SR). Loop back to 10, if SR7 = 0.

#### 10.6 Reading a RAM Location Using the Automatic RAM Read Register

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Read the regMemRdData(7 downto 0) register at address RamAutoRW = 6. C1MemCtrl automatically generates the read sequence and increments the MemAdr register. Repeat step 2 to read successive RAM locations.

#### 10.7 Reading a Flash Location Using the Automatic Flash Read Register

Before attempting to read the Flash memory, make sure the Flash is in the Array Read mode. The Flash chip can be set in Array Read mode by either of the following actions:

- Power up reset
- Activate the Reset pin (RP) (active LOW)
- Issue the READ ARRAY command.

Once in READ ARRAY mode, the Flash chip holds that mode until a different command is sent.

If the Flash chip is not already in READ ARRAY mode, you must first perform steps 1 and 2 shown in section 10.2.


- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Read the regMemRdData(7 downto 0) register at address RamAutoRW = 7. C1MemCtrl automatically generates the read sequence and increments the MemAdr register. Repeat step 2 to read successive Flash locations.

#### 10.8 Writing a RAM Location Using the Automatic RAM Write Register

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Write data byte to the regMemRdData(7 downto 0) register at address RamAutoRW = 6. C1MemCtrl automatically generates the write sequence and increments the MemAdr register. Repeat step 2 to write successive RAM locations.

#### 10.9 Writing a Flash Location Using the Automatic Flash Write Register

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Write data byte to the regMemRdData(7 downto 0) register at address FlashAutoRW = 7. C1MemCtrl automatically generates the write sequence and increments the MemAdr register. Repeat step 2 to write successive Flash locations. The Flash chip enters the READ STATUS mode.



#### 10.10 Storing the RAM Content to a File Using the Store File Function

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Select the Store File tab of TransPort software. Fill in the required fields. Select Source Register 6 (RamAutoRW). Press the Store button.

#### 10.11 Storing the Flash Content to a File Using the Store File Function

Before attempting to read the Flash memory, make sure the Flash is in the Array Read mode. The Flash chip can be set in Array Read mode by either of the following actions:

- Power up reset
- Activate the Reset pin (RP) (active LOW)
- Issue the READ ARRAY command.

Once in READ ARRAY mode, the Flash chip holds that mode until a different command is sent.

If the Flash chip is not already in READ ARRAY mode, you must first perform steps 1 and 2 shown in section 10.2.

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Select the Store File tab of the TransPort software. Fill in the required fields. Select Source Register 7 (FlashAutoRW). Press the Store button.


#### 10.12 Loading a File to the RAM Using the Load File Function


- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Select the Load File tab of the TransPort software. Fill in the required fields. Select Source Register 6 (RamAutoRW). Press the Load button.

#### 10.13 Loading a File to the Flash Using the Load File Function

- 1. Load the Memory Address Bus Register (MemAdr(18 downto 0)):
  - 1.1. Write the lowest address byte to EPP Register MemAdr(7 downto 0) at EPP address MemAdrL = 1
  - 1.2. Write the middle address byte to EPP Register MemAdr(15 downto 8) at EPP address MemAdrM = 2
  - 1.3. Write the highest address byte to EPP Register MemAdr(18 downto 16) at EPP address MemAdrH = 3 (for bytes keeping the previous value, the steps above can be skipped)
- 2. Select the Load File tab of the TransPort software. Fill in the required fields. Select Source Register 7 (FlashAutoRW). Press the Load button. The Flash chip enters the READ STATUS mode.


# 11 EppCtrl State Diagram, State Transition Table, and Signals






#### 11.1 EppCtrl Port Signals

```
-- EPP-like bus signals
                : in std logic;
                                  -- system clock (50MHz)
clk
                : in std logic;
                                 -- Address strobe
EppAstb
EppDstb
                : in std_logic;
                                 -- Data strobe
                                  -- Port write signal
EppWr
                : in std logic;
EppRst
                : in std logic;
                                 -- Port reset signal
EppDB
                 : inout std logic vector(7 downto 0); -- port data bus
EppWait: out std logic;
                                  -- Port wait signal
-- User signals
                : out std logic vector(7 downto 0);-- Data Output bus
busEppOut
busEppIn
                : in std logic vector(7 downto 0); -- Data Input bus
ctlEppDwrOut : out std logic; -- Data Write pulse
ctlEppRdCycleOut: inout std logic;-- Indicates a READ Epp cycle
regEppAdrOut : inout std logic vector(7 downto 0) := "00000000"; -- Epp Address Register content
HandShakeReqIn: in std logic;
                                 -- User Handshake Request
ctlEppStartOut : out std logic; -- Automatic process Start
ctlEppDoneIn
                : in std logic
                                  -- Automatic process Done
11.2 EppCtrl Internal Signals
busEppInternal: std logic vector(7 downto 0);
ctlEppAwr
                : std logic;
11.3 EppCtrl Signal Assignments
-- Synchronized Epp outputs:
        process(clk)
        begin
                 if clk'event and clk='1' then
                         if stEppCur = stEppReady then
                                  ctlEppRdCycleOut <= '0';
                         elsif stEppCur = stEppStb then
                                 ctlEppRdCycleOut <= EppWr;
                                                                   -- not equivalent to EppWr due to default
state
                         end if;
                end if;
        end process;
        busEppOut <= EppDB;</pre>
        EppDB <=
                         busEppInternal when (ctlEppRdCycleOut = '1') else "ZZZZZZZZZ";
        busEppInternal <= regEppAdrOut when EppAstb = '0' else busEppIn;
        -- Epp State machine related signals
        EppWait <= '1' when stEppCur = stEppDone else '0';
        ctlEppAwr <= '1' when stEppCur = stEppRegTransf and EppAstb = '0' and EppWr = '0' else '0';
        ctlEppDwrOut <= '1' when (stEppCur = stEppRegTransf or stEppCur = stEppSetProc)
                                                   and EppDstb = '0' and EppWr = '0' else '0';
        ctlEppStartOut <= '1' when stEppCur = stEpplaunchProc else '0';
```



# 12 C1MemCtrl State Diagram, State Transition Table, and Signals



#### 12.1 C1MemCtrl Port Signals

```
ck
                : in std logic;
                                                  -- system clock (50MHz)
-- Epp interface signals
HandShakeReqOut:
                         out std logic;
                                                           -- User Handshake Request
                         in std_logic;
ctlMsmStartIn:
                                                           -- Automatic process Start
                         out std logic;
ctlMsmDoneOut:
                                                           -- Automatic process Done
                         in std logic;
                                                           -- Data Write pulse
ctlMsmDwrIn:
ctlEppRdCycleIn:
                         in std logic;
                                                           -- Indicates a READ Epp cycle
EppRdDataOut:
                         out std logic vector(7 downto 0); -- Data Input bus
EppWrDataIn:
                         in std logic vector(7 downto 0); -- Data Output bus
                  in std logic vector(7 downto 0); -- Epp Address Register content (bits 7:3 ignored)
regEppAdrIn:
ComponentSelect: in std logic;
                                                  -- active HIGH, selects the current MemCtrl instance
-- Memory bus signals
MemDB
                : inout std logic vector(7 downto 0); -- Memory data bus
MemAdr
                : out std logic vector(18 downto 0); -- Memory Address bus
                : out std logic; -- RAM CS
RamCS
                : out std logic;
                                -- Flash CS
FlashCS
MemWR
                : out std logic;
                                 -- memory write
                                 -- memory read (Output Enable), also controls the MemDB direction
                : out std logic
MemOE
```

```
12.2 C1MemCtrl Internal Signals
        DelayCnt
                         : std_logic_vector(2 downto 0);
signal
-- Signals dealing with memory chips
        regMemCtl:
                         std logic vector(4 downto 0) := "11111";-- Memory Control register
signal
signal
        regMemAdr:
                         std logic vector(18 downto 0);
                                                           -- Memory Address register
                         std logic := '0';
                                                           -- Carry out for memory address low byte
signal
        carryoutL:
                                                          -- Carry out for memory address middle byte
signal
        carryoutM:
                         std logic := '0';
signal
        regMemWrData: std logic vector(7 downto 0);
                                                          -- Memory Write Data register
signal
        regMemRdData: std logic vector(7 downto 0);
                                                           -- Memory Read Data register
signal
        busMemIn:
                         std logic vector(7 downto 0);
signal
        busMemOut:
                         std logic vector(7 downto 0);
-- Signals in the memory control register
       ctlMcrOe
                         : std logic;
                                          -- Output enable (read strobe)
signal
                         : std logic;
                                          -- Write enable (write strobe)
signal
        ctlMcrWr
                                         -- RAM chip select
signal
        ctlMcrRAMCs
                        : std logic;
                                          -- Flash chip select
signal
        ctlMcrFlashCs
                        : std logic;
        ctlMcrDir
                         : std logic;
signal
                                         -- composed out of previous ones
-- Signals used by Memory control state machine
                         : std_logic;
signal
       ctlMsmOe
signal
        ctlMsmWr
                         : std logic;
signal
        ctlMsmRAMCs : std logic;
signal
        ctlMsmFlashCs : std logic;
signal
        ctlMsmDir
                         : std logic;
                         : std logic;
signal
        ctlMsmAdrInc
signal
        ctlMsmWrCmd : std logic;
```

#### 12.3 C1MemCtrl Signal Assignments

```
-- Memory signals
        Memory control register
                        \leq regMemCtl(0);
        ctlMcrOe
                                                 -- Output enable (read strobe)
        ctlMcrWr
                        \leq regMemCtl(1);
                                                 -- Write enable (write strobe)
        ctlMcrRAMCs
                       \leq regMemCtl(2);
                                                 -- RAM chip select
                        \leq regMemCtl(3);
                                                 -- Flash chip select
        ctlMcrFlashCs
-- Memory control bus driven either by automatic state machine or by memory control register
        RamCS
                        <= ctlMsmRAMCs and ctlMcrRAMCs;
                                                                  -- PC generated RAM CS;
                                                                  -- PC generated Flash CS;
        FlashCS
                        <= ctlMsmFlashCs and ctlMcrFlashCs;
        MemWR
                        <= ctlMsmWr and ctlMcrWr;
                                                                  -- PC generated MemWr;
        MemOE
                        <= ctlMsmOe and ctlMcrOe;
                                                                  -- PC generated MemOe;
        busMemIn
                        \leq MemDB:
                        <= "01000000" when ctlMsmWrCmd = '1' else regMemWrData;
        busMemOut
                        <= regMemAdr;
        MemAdr
                        <= ctlMcrOe and ((not ctlMcrFlashCs) or (not ctlMcrRAMCs));
        ctlMcrDir
                        <= busMemOut when (ctlMsmDir = '1' or ctlMcrDir = '1') else "ZZZZZZZZZ";</pre>
        MemDB
-- Handshake signal
HandShakeReqOut <=
'1'
        when (regEppAdrIn(2 downto 0) = RamAutoRW or regEppAdrIn(2 downto 0) = FlashAutoRW)
        and ComponentSelect = '1' else
'0':
-- Delay Counter
process (clk)
        begin
                if clk'event and clk = '1' then
                        if stMsmCur = stMsmReady then DelayCnt <= "000";
                        else DelayCnt <= DelayCnt + 1;
                        end if;
                end if;
end process;
-- Memory Control Register
process (clk, ctlMsmDwrIn)
begin
if clk = '1' and clk'Event then
 if ctlMsmDwrIn = '1' and regEppAdrIn(2 downto 0) = MemCtrlReg and ComponentSelect = '1' then
        regMemCtl <= EppWrDataIn(4 downto 0);</pre>
end if;
end if;
end process;
-- Memory Address Register/Counter
MsmAdrL:
                process (clk, ctlMsmDwrIn, ctlMsmAdrInc)
begin
if clk = '1' and clk'Event then
 if ctlMsmAdrInc = '1' then
        regMemAdr(7 downto 0) \le regMemAdr(7 downto 0) + 1; --"00000001";
 elsif ctlMsmDwrIn = '1' and regEppAdrIn(2 downto 0) = MemAdrL and ComponentSelect = '1' then
        regMemAdr(7 downto 0) <= EppWrDataIn;
 end if:
```

```
end if:
end process;
carryoutL \le '1' when regMemAdr(7 downto 0) = "111111111" else '0';
MsmAdrM:
                process (clk, ctlMsmDwrIn, ctlMsmAdrInc)
begin
if clk = '1' and clk'Event then
 if ctlMsmAdrInc = '1' and carryoutL = '1' then
        regMemAdr(15 downto 8) \le regMemAdr(15 downto 8) + 1; --"00000001";
 elsif ctlMsmDwrIn = '1' and regEppAdrIn(2 downto 0) = MemAdrM and ComponentSelect = '1' then
        regMemAdr(15 downto 8) <= EppWrDataIn;
 end if:
end if;
end process;
carryoutM \le '1' when regMemAdr(15 downto 8) = "111111111" else '0';
MsmAdrH:
                process (clk, ctlMsmDwrIn, ctlMsmAdrInc)
begin
if clk = '1' and clk'Event then
 if ctlMsmAdrInc = '1' and carryoutL = '1' and carryoutM = '1' then
        regMemAdr(18 downto 16) \le regMemAdr(18 downto 16) + 1; --"001";
 elsif ctlMsmDwrIn = '1' and regEppAdrIn(2 downto 0) = MemAdrH and ComponentSelect = '1' then
        regMemAdr(18 downto 16) <= EppWrDataIn(2 downto 0);
 end if;
end if;
end process;
-- Memory write data holding register
process (clk, ctlMsmDwrIn)
begin
if clk = '1' and clk'Event then
 if ctlMsmDwrIn = '1' and
        (regEppAdrIn(2 downto 0) = RamAutoRW or
         regEppAdrIn(2 downto 0) = FlashAutoRW or
         regEppAdrIn(2 downto 0) = MemDataWr) and ComponentSelect = '1' then
                regMemWrData <= EppWrDataIn;</pre>
 end if:
end if;
end process;
-- Memory read register: - holds data after an automatic read
process (clk)
begin
if clk = '1' and clk'Event then
        stMsmCur = stMsmFrd01 or stMsmCur = stMsmRrd02 then
 if
                regMemRdData <= busMemIn;</pre>
 end if;
end if:
end process;
```

# 13 Combinatorial Moore Outputs Tables

Signal	stMsmFrd01 or stMsmFwr05 or stMsmFwr07 or stMsmFrd02	Others
ctlMsmOe	'0'	'1'
Signal	stMsmFwr01 or stMsmFwr03 or stMsmRwr02	Others
ctlMsmWr	'0'	'1'
Signal	stMsmRAM01 or stMsmRAM03 or stMsmRwr02 or stMsmRrd02	Others
ctlMsmRAMCs	'0'	'1'
Signal	stMsmFwr0X or stMsmFrd01	Others
ctlMsmFlashCs	'0'	'1'
Signal	stMsmFwr01 or stMsmFwr02 or stMsmFwr03 or stMsmRwr02	Others
ctlMsmDir	'1'	'0'
Signal	stMsmAdInc	Others
ctlAdrInc	'1'	'0'
Signal	stMsmFwr01 or stMsmFwr02	Others
ctlMsmWrCmd	<b>'1'</b>	'0'
Signal	stMsmDone	Others
ctlMsmDoneOut	'1'	'0'