




J1



J3




J2









J4


Signals on these pin positions on this connector originate or terminate on this board and are not passed through






J11



Digilab Analog I/O 1		Engineer: NGA
Copyright 2003, Digilent Inc.		Author: GMA
TITLE: DlabAio1		Rev: B
Document Number: 500-035		Sheet: 1/3
Release Date: 12/15/2003		



Digilab Analog I/O 1		Engineer: NGA
Copyright 2003, Digilent Inc.		Author: GMA
TITLE: DlabAio1		Rev: B
Document Number: 500-035		Sheet: 2/3
Release Date: 12/15/2003		



Digilab Analog I/O 1	
Copyright 2003, Digilent Inc.	Engineer: NGA
TITLE: DlabAio1	Author: GMA
Document Number: 500-035	Rev: B
Release Date: 12/15/2003	Sheet: 3/3