

Analog Discovery™ Technical Reference Manual

Revised March 18, 2015

This manual applies to the Analog Discovery rev. C

Overview

The Digilent Analog Discovery™, developed in conjunction with [Analog Devices](#) Inc., is a multi-function instrument that can measure, record, and generate analog and digital signals. The small, portable and low-cost Analog Discovery was created so that engineering students could work with analog and digital circuits anytime, anywhere - right from their PC. The Analog Discovery's analog and digital inputs and outputs connect to a circuit using simple wire probes. Inputs and outputs are controlled using Digilent's free PC-based WaveForms™ software that can configure the Analog Discovery to work as any one of several traditional instruments.



Figure 1. The Analog Discovery.

Features include:

- Two-channel oscilloscope (1M Ω , \pm 25V, differential, 14 bit, 100Msample/sec, 5MHz bandwidth)
- Two-channel arbitrary function generator (22 Ω , \pm 5V, 14 bit, 100Msample/sec, 5MHz bandwidth)
- Stereo audio amplifier to drive external headphones or speakers with replicated AWG signals
- 16-channel digital logic analyzer (3.3V CMOS, 100Msample/sec)*
- 16-channel pattern generator (3.3V CMOS, 100Msample/sec)*
- 16-channel virtual digital I/O including buttons, switches and LEDs –good for logic trainer applications*
- Two input/output digital trigger signals for linking multiple instruments (3.3V CMOS)
- Two power supplies (+5V at 50mA, -5V at 50mA)
- Single channel voltmeter (AC, DC, \pm 25V)
- Network analyzer – Bode, Nyquist, Nichols transfer diagrams of a circuit. Range: 1Hz to 10MHz
- Spectrum Analyzer - power spectrum and spectral measurements (noise floor, SFDR, SNR, THD, etc.)
- Digital Bus Analyzers (SPI, I2C, UART, Parallel)

The Analog Discovery was designed for students in typical university-based circuit and electronics classes. Its features and specifications, including operating from USB power, a small and portable form factor, and the ability to be used by students in a variety of environments at low cost, are based directly on inputs from many professors

at many universities. Meeting all of the requirements proved challenging, and resulted in some new and innovative circuits. This document is a reference for the Analog Discovery's electrical functions and operations. This reference also provides a description of the hardware's features and limitations. It is not intended to provide enough information to enable complete duplication of the Analog Discovery, or to allow users to design custom configurations for programmable parts in the design.

1 Architectural Overview and Block Diagram

Analog Discovery's high-level block diagram is presented in Fig. 2 below. The core of the Analog Discovery is the [Xilinx® Spartan®-6](#) FPGA (specifically, the XC6SLX16-1L device). The WaveForms software automatically programs Discovery's FPGA at start-up with a configuration file designed to implement a multi-function test and measurement instrument. Once programmed, the FPGA communicates with the PC-based Waveforms software via a USB2.0 connection. The Waveforms software works with the FPGA to control all the functional blocks of the Analog Discovery, including setting parameters, acquiring data, and transferring and storing data.




Figure 1. Analog discovery hardware block diagram.

Signals in the Analog Input block, also called the Scope, use "SC" indexes to indicate they are related to the scope block. Signals in the Analog Output block, also called AWG, use "AWG" indexes; signals in the Digital block use a D index – all the instruments offered by Discovery and WaveForms use the circuits in these three blocks. Signal and equations also use certain naming conventions. Analog voltages are prefixed with a "V" (for Voltage), and suffixes

and indexes are used in various ways: to specify the location in the signal path (IN, MUX, BUF, ADC, etc.); to indicate the related instrument (SC, AWG, etc.); to indicate the channel (1 or 2); and to indicate the type of signal (P, N, or diff). Referring to the block diagram of Fig. 2:

- The **Analog Inputs/Scope** instrument block includes:
 - **Input Divider and Gain Control**: high bandwidth input adapter/divider. High or Low Gain can be selected by the FPGA
 - **Buffer**: high impedance buffer
 - **Driver**: provides appropriate signal levels and protection to the ADC. Offset voltage is added for vertical position setting
 - **Scope Reference and Offset**: generates and buffers reference and offset voltages for the scope stages
 - **ADC**: the Analog-to-Digital Converter for both scope channels
- The **Arbitrary Outputs/AWG** instrument block includes:
 - **DAC**: the Digital-to-Analog Converter for both AWG channels
 - **I/V**: current to bipolar voltage converters
 - **Out**: output stages
 - **Audio**: audio amplifiers for headphone
- A precision **Oscillator** and a **Clock Generator** provide a high quality clock signal for the AD and DA converters.
- The **Digital I/O** block exposes protected access to the FPGA pins assigned for the Digital Pattern Generator and Logic Analyzer.
- The **Power Supplies and Control** block generates all internal supply voltages and user supply voltages. The control block also monitors the device power consumption for USB compliance (all power for the Analog Discovery is supplied via the USB connection). Under the FPGA control, power for unused functional blocks can be turned off.
- The **USB controller** interfaces with the PC for programming the volatile FPGA memory after power on or when a new configuration is requested. After that, it performs the data transfer between the PC and FPGA.
- The **Calibration Memory** stores all calibration parameters. Except for the "Probe Calibration" trimmers in the scope Input divider, the Analog Discovery includes no analog calibration circuitry. Instead, a calibration operation is performed at manufacturing (or by the user), and parameters are stored in memory. The WaveForms software uses these parameters to correct the acquired data and the generated signals.

In the sections that follow, schematics are not shown separately for identical blocks. For example, the Scope Input Divider and Gain Selection schematic is only shown for channel 1 since the schematic for channel 2 is identical. Indexes are omitted where not relevant. As examples, in equation 4 below, $V_{in\ diff}$ does not contain the instrument index (which by context is understood to be the Scope), nor the channel index (because the equation applies to both channels 1 and 2). In equation 3, the type index is also missing, because V_{mux} and V_{in} refer to any of *P* (positive), *N* (negative) or *diff* (differential) values.

2 Scope

Important Note: Unlike traditional inexpensive scopes, the Analog Discovery inputs are fully differential. However, a GND connection to the circuit under test is needed to provide a stable common mode voltage. The Analog Discovery GND reference is connected to the USB GND. Depending on the PC powering scheme, and other PC connections (Ethernet, audio, etc. – which might be also grounded) the Analog Discovery GND reference might be connected to the whole system GND and ultimately to the Power Network protection (EARTH ground). The circuit under test might be also connected to EARTH or might be floating. For safety reasons, it is the user's responsibility to understand the powering and grounding scheme and make sure that there is a common GND reference between the Analog Discovery and the circuit under test, and that the common mode and differential voltages do not exceed the limits shown in equation 1. Furthermore, for distortion-free measurements, the common mode and differential voltages need to fit into the linear range shown in Figures 10 and 11.

For those applications which scope GND cannot be the USB ground, a USB isolation solution, such as what is described in ADI's [CN-0160](#) can be used, however, this will limit things to USB full speed (12 Mbps), and will impact the update rate (screen refresh rates, not sample rates) of the Analog Discovery.

2.1 Scope Input Divider and Gain Selection

Figure 3 shows the scope input divider and gain selection stage.

Two symmetrical R-C dividers provide:

- Scope input impedance = 1MΩ || 24pF
- Two different attenuations for High Gain/Low Gain (10:1)
- Controlled capacitance, much higher than the parasitical capacitance of subsequent stages
- Constant attenuation and high CMMR over a large frequency range (trimmer adjusted)
- Protection for overvoltage (with the ESD diodes of the ADG612 inputs)

The maximum voltage rating for scope inputs is limited by C1 thru C24 to:

$$-50V < V_{inP}, V_{inN} < 50V \quad (1)$$

The maximum swing of the input signal to avoid signal distortion by opening the ADG612 ESD diodes is (for both Low Gain and High Gain):

$$-26V < V_{inP}, V_{inN} < 26V \quad (2)$$

An analog switch ([ADG612](#)) allows selecting High Gain versus Low Gain (EN_HG_SC1, EN_LG_SC1) signals from the FPGA. The P and N branches of the differential path are switched together.

The ADG612 quad switch was used because it provides excellent impedance and bandwidth parameters:

- 1 pC charge injection
- ±2.7 V to ±5.5 V dual-supply operation
- 100 pA maximum at 25°C leakage currents
- 85 Ω on resistance
- Rail-to-rail switching operation
- Typical power consumption: <0.1 μW
- TTL-/CMOS-compatible inputs
- -3 dB Bandwidth 680 MHz
- 5 pF each of CS, CD (ON or OFF)

The Low Gain is:
$$\frac{V_{mux}}{V_{in}} = \frac{R_6}{R_1 + R_4 + R_6} = 0.02 \tag{3}$$

The Low Gain is used for input voltages:
$$|V_{in\ diff}| = |V_{in\ P} - V_{in\ N}| < 50V \tag{4}$$

The High Gain is:
$$\frac{V_{mux}}{V_{in}} = \frac{R_4 + R_6}{R_1 + R_4 + R_6} = 0.212 \tag{5}$$

The High Gain is used for input voltages:
$$|V_{in\ diff}| = |V_{in\ P} - V_{in\ N}| < 7V \tag{6}$$




Figure 2. Input divider and gain selection.

2.2 Scope Buffer

A non-inverting OpAmp stage provides a very high impedance as load for the input divider (Fig. 4).

The useful features of the [AD8066](#) are:

- FET input amplifier
- 1 pA input bias current
- Low cost
- High speed: 145 MHz, -3 dB bandwidth (G = +1)
- 180 V/μs slew rate (G = +2)
- Low noise 7 nV/VHz (f = 10 kHz), 0.6 fA/VHz (f = 10 kHz)
- Wide supply voltage range: 5 V to 24 V
- Rail-to-rail output
- Low offset voltage 1.5 mV maximum
- Excellent distortion specifications
- SFDR -88 dBc @ 1 MHz
- Low power: 6.4 mA/amplifier typical supply current
- Small packaging: MSOP-8




Figure 3. Scope buffer.

Resistors and capacitors in the figure help to maximize the bandwidth and reduce peaking (which might be significant at unity gain).

The AD8066 is supplied $\pm 5.5V$.

$$\text{The maximum input voltage swing is:} \quad -5.5V < V_{mux P}, V_{mux N} < 2.2V \quad (7)$$

$$\text{The maximum output voltage swing is:} \quad -5.38V < V_{buf P}, V_{buf N} < 5.4V \quad (8)$$

$$\text{The Gain is:} \quad \frac{V_{buf}}{V_{mux}} = 1 \quad (9)$$

2.3 Scope reference and offset

Figure 5 shows the scope voltage reference sources and offset control stage. A low noise reference is used to generate reference voltages for all of the scope stages. Buffered and scaled replicas of the reference voltages are provided for the buffer stages and individually for each scope channel to minimize crosstalk. A dual channel DAC generates the offset voltages, to be added over the input signal, for vertical position. Buffers are used to provide low impedance.

[ADR3412ARJZ](#) – Micropower, High Accuracy Voltage Reference:

- Initial accuracy: $\pm 0.1\%$ (maximum)
- Low temperature coefficient: 8 ppm/°C
- Low quiescent current: 100 μA (maximum)
- Output noise (0.1 Hz to 10 Hz): <10 μV p-p at 1.2 V (typical)

[AD5643](#) - Dual 14-Bit nanoDAC :

- Low power, smallest dual nanoDAC
- 2.7 V to 5.5 V power supply
- Serial interface up to 50 MHz

[ADA4051-2](#) – Micropower, Zero-Drift, Rail-to-Rail Input/Output Op Amp:

- Very low supply current: 13 μ A typical
- Low offset voltage: 15 μ V maximum
- Offset voltage drift: 20 nV/°C
- High PSRR: 110 dB minimum
- Rail-to-rail input/output
- Unity-gain stable

The reference voltages generated for the scope stages are:

$$V_{ref\ SC} = V_{ref\ 1V2} \cdot \left(1 + \frac{R_{79}}{R_{80}}\right) = 2V \quad (10)$$

The offset voltages for the scope stages are:

$$0 \leq V_{off\ SC} = V_{out\ AD5643} \cdot \left(1 + \frac{R_{77}}{R_{78}}\right) < 4V \quad (11)$$




Figure 4. Scope reference and offset. Vmux_SC1_N.

2.4 Scope Driver

[ADA4940](#) ADC driver features:

- Small signal bandwidth: 260 MHz
- Extremely low harmonic distortion: -122 dB THD at 50 kHz, -96 dB THD at 1 MHz
- Low input voltage noise: 3.9 nV/√Hz,
- 0.35 mV maximum offset voltage,
- Settling time to 0.1%: 34 ns,
- Rail-to-rail output,
- Adjustable output common-mode voltage,
- Flexible power supplies: 3 V to 7 V(LFCSP),
- Ultralow power 1.25mA

IC2 (Fig. 6) is used for:

- Driving the differential inputs of the ADC (with low impedance outputs)
- Providing the common mode voltage for the ADC.
- Adding the offset (for vertical position on the scope). VREF_SC1 is constant at midrange of VOFF_SC1. This way, the added offset can be either positive or negative.
- ADC protection by clamping the output signals. Protection is important since IC2 is supplied ±3.3V, while the ADC inputs only support -0.1...2.1V. The IC2A constant output signals act as clamping voltages for the Schottky diodes D1, D2.




Figure 5. Scope driver.

The ADA4940 is supplied ±3.3V. The common mode voltage range is:

$$-3.5V < V_{+ADA4940} = V_{-ADA4940} < 2.1V \quad (12)$$

The Signal Gain is:

$$\frac{V_{ADC\ diff}}{V_{buf\ diff}} = \frac{R_9}{R_8} = \frac{R_{17}}{R_{16}} = 1.77 \quad (13)$$

The Offset Gain is:

$$\frac{V_{ADC\ diff}}{V_{offSC} - V_{refSC}} = \frac{R_9}{R_3} = \frac{R_{17}}{R_{22}} = 1 \quad (14)$$

The Common Mode Gain is:

$$\frac{V_{CM}}{\frac{V_{ADC\ P} + V_{ADC\ N}}{2}} = 1 \quad (15)$$

The Clamping Voltages are:

$$V_{Out-IC2A} = V_{CM} - \frac{AVCC1V8}{2} \cdot \frac{R_{23}}{R_{25}} = 0.9V - \frac{1.8V}{2} \cdot \frac{4.99K}{6.34K} = 0.2V \quad (16)$$

$$V_{Out+IC2A} = V_{CM} - \frac{AVCC1V8}{2} \cdot \frac{R_{23}}{R_{25}} = 0.9V + \frac{1.8V}{2} \cdot \frac{4.99K}{6.34K} = 1.6V \quad (17)$$

D1, D2 clamp the VADC signals to the protected levels of:

$$-0.1V < V_{+ADA4940} = V_{-ADA4940} < 1.9V \quad (18)$$

2.5 Clock Generator

A precision oscillator (IC31) generates a low jitter, 20MHz clock (see Fig. 8).

The [ADF4360-9](#) Clock Generator PLL with Integrated VCO is configured for generating a 200MHz differential clock for the ADC and a 100MHz single ended clock for the DAC.

Analog Devices ADIsimPLL software was used for designing the clock generator (see Fig. 7). The PLL filter is optimized for constant frequency (low Loop Bandwidth = 50kHz and Phase Margin = 60deg.). Simulation results are shown below. The Phase jitter using a brick wall filter (10.0kHz to 100kHz) is 0.04 degrees rms.




Figure 6. Phase noise figure for the clock generator.




Figure 7. Clock generator.

2.6 Scope ADC

2.6.1 Analog section

The Discovery uses a dual channel, high speed, low power, 14 bit, 105MSPS ADC (Analog part number [AD9648](#)), as shown in Fig. 9. The important features of AD9648:

- SNR = 74.5dBFS @70 MHz
- SFDR =91dBc @70 MHz
- Low power: 78mW/channelADC core@ 125MSPS
- Differential analog input with 650 MHz bandwidth
- IF sampling frequencies to 200 MHz
- On-chip voltage reference and sample-and-hold circuit
- 2 V p-p differential analog input
- DNL = ± 0.35 LSB
- Serial port control options
- Offset binary, gray code, or twos complement data format
- Optional clock duty cycle stabilizer
- Integer 1-to-8 input clock divider
- Data output multiplex option
- Built-in selectable digital test pattern generation
- Energy-saving power-down modes
- Data clock out with programmable clock and data alignment




Figure 8. ADC - analog section.

The differential inputs are driven via a low-pass filter comprised of C141 together with R10 through R13, in the buffer stage. The differential clock is AC coupled and the line is impedance matched.

The clock is internally divided by 2, for operating at a constant 100MHz sampling rate.

An external reference voltage is used, buffered by IC 19.

The ADC generates the common mode reference voltage (VCM_SC) to be used in the buffer stage.

The differential input voltage range is: $-1V < V_{ADC\ diff} < 1V$ (19)

2.6.2 Digital Section

The digital stage of the ADC and the corresponding FPGA bank are supplied at 1.8V.

To minimize the number of used FPGA pins, a multiplexed mode is used to combine the two channels on a single data bus. CLKOUT_SC is provided to the FPGA for synchronizing data (see Fig. 10).




Figure 9. ADC - digital section.

2.7 Scope Signal Scaling

Combining gain equations 3, 5, 9, 13, 14, and 15 from previous sections, the total scope gains are:

$$\text{Low Gain} = \frac{V_{ADC\ diff}}{V_{in\ diff}} = 0.0354$$

$$\text{High Gain} = \frac{V_{ADC\ diff}}{V_{in\ diff}} = 0.3752 \tag{20}$$

Combining the ADC input voltage range shown in equation 19 with $V_{off\ SC}$ at the midrange of equation 11 (scope vertical position at 0), the V_{in} range is:

$$\text{at Low Gain: } -28.24V < V_{in\ diff} < 28.24V$$

$$\text{at High Gain: } -2.66V < V_{in\ diff} < 2.66V \quad (21)$$

To cover component value tolerances and to allow software calibration, only the ranges below are specified.

$$\text{at Low Gain: } -25V < V_{in\ diff} < 25V$$

$$\text{at High Gain: } -2.5V < V_{in\ diff} < 2.5V \quad (22)$$

The effect of the offset setting (scope vertical position) can be calculated from equations 10, 11, and 14:

$$-2V < V_{offsc} - V_{refsc} < 2V \quad (23)$$

The vertical position setting moves the signals vertically on the scope screen (relative to vertical screen center) by $V_{off\ eq\ in}$:

$$\text{at Low Gain: } -56.5V < V_{off\ eq\ in} < 56.5V$$

$$\text{at High Gain: } -5.33V < V_{off\ eq\ in} < 5.33V \quad (24)$$

The above adds an equivalent offset voltage $V_{off\ eq\ in}$ to $V_{in\ diff}$, translating the ranges in equations 21 and 22 by $V_{off\ eq\ in}$, up to the limits in equation 24.

Equations 2, 7, 8, 12, and 19 show signal range boundaries for keeping ICs in the input/output voltage ranges. Combining these with the gain equations, the overall linear scope operation range is shown Fig. 11 and Fig. 12. Each equation is represented by a closed polygon. Each figure is shown at the full range and at a detailed range. Separate figures are shown for Low Gain and for High Gain. The right-hand diagrams use $V_{in\ diff}$ and $V_{in\ CM}$ coordinates while left-hand ones use V_{inP} and V_{inN} coordinates.

To be visible on the scope screen and not distorted, a signal should be included in all the solid line polygons of a figure (**linear range** = geometrical intersection of the surfaces).

Only the differential input voltage is shown on the scope screen. The common mode voltage information is removed by the differential structure of the Analog Discovery scope. A signal overpassing the linear range will be distorted on the scope screen, i.e., the graphical representation will be clamped. In the diagrams below, a signal outside the linear range will be clamped to the closest point in the linear range. The clamping point is not necessarily at the scope screen top or bottom edge, as explained below.





Figure 10. Scope input signal range:

- Scale: Low Gain
- in terms of:
 - o Vin P and Vin N (Left)
 - o VinDiff, VinCM (Right)
- size:
 - o full range (up,
 - o detail (down)

- VinADC612
- VinAD8066
- VoutAD8066
- VinADC VinADA4940
- - - - same for VertPosMin
- - - - same for VertPosMax
- - - - same for VertPosCenter

The dashed lines represent the display area on the scope screen. There are three dashed rectangles in each diagram: the middle one corresponds to the vertical position set to 0 ($V_{offSc} = 2V$ in equation 11). The left one shows the display area when vertical position is set to maximum ($V_{offSc} = 4V$), and the right one corresponds to the minimum (negative) vertical position ($V_{offSc} = 0V$). Any intermediate vertical position is possible, moving the displayable area (virtual dashed rectangle) to any intermediate position. A signal crossing the long side of the dashed rectangle exceeds the displayable input voltage range causing the ADC to saturate (either at zero or at Full Scale). This is represented on the scope screen with dashed line warning to the user.




Figure 11. Scope input signal range:

- Scale: High Gain
- in terms of:
 - o Vin P and Vin N (Left)
 - o VinDiff, VinCM (Right)
- size:
 - o full range (up)
 - o detail (down)

- VinADC612
- VinAD8066
- VoutAD8066
- VinADC VinADA4940
- - - - same for VertPosMin
- - - - same for VertPosMax
- - - - same for VertPosCenter

A signal keeping within the dashed rectangle but crossing any solid line, overrides electrical limits of intermediate circuits in the signal path (see the legend of the figures). This results in distorting the signal without saturating the ADC. The software has no information about this situation and cannot warn the user with specific signal representation. It is the user's responsibility to understand and avoid such situations.

For Low Gain (Fig.11), the simple condition to stay in the linear range is to keep both positive and negative inputs, V_{inP} , V_{inN} , in the $\pm 26V$ range, as shown by equation 2.

For High Gain (Fig.12), by combining equations 7 and 5, both positive and negative inputs in must stay in the range:

$$-26V < V_{inP}, V_{inN} < 10V \quad (25)$$

Additionally, the differential input signal (combined with the equivalent offset voltage – vertical position) is visible only within the range:

$$-7.5V < V_{inDiff} < 7.5V \quad (26)$$

Note the difference between typical parameter values considered by the figures and the safer min/max values used for the equations.




Figure 12. Common mode input voltage limitation.

Figure 13 shows an example of a signal distorted due to a too large common mode input voltage. The grey line is the reference, not distorted, signal. The differential input voltage is a 4Vpp triangle on top of a -5V DC component. The common mode input voltage is 10V. The vertical position of the scope is set to 5V and High Gain is selected. The yellow line shows an identical signal, except the common mode input voltage is 15V.

2.8 Scope Spectral Characteristics

Figure 14 shows a typical spectral characteristic of the scope. An Agilent 3320A 20MHz Function/Arbitrary Waveform Generator was used to generate the input signal of 500mVRMS. The signal swept from 20kHz to 20MHz. A coax cable and a Digilent [Discovery BNC Adapter Board](#) were used to connect the input signal to the Discovery inputs.

The FFT view of the scope was used with the "peak hold" option. The scope was set on 500mV/div (High Gain) for the upper figure, and on 1V/div (Low Gain) for the lower one. For both scales and both channels, the 0.5dB bandwidth is 10MHz (5MHz@0.1dB).

You can see from the plots that this circuit exceeded the requirements for 5MHz of bandwidth, and the -3dB point is more than 20MHz. However, since many students who will be using the Analog Discovery don't understand the concept of "-3dB" is the "bandwidth" of an instrument, and that a 1V input signal with -3dB applied will measure 0.707V, it was felt from a marketing standpoint to specify the bandwidth of the analog inputs as less than -0.5dB as the "bandwidth". This ensures that when connecting a 10MHz signal on a traditional instrument (with much higher bandwidth), and the Analog Discovery, the measurements will be very similar and lead to less confusion.




Figure 13. Scope frequency characteristics: High Gain (Up), Low Gain (down).

3 Arbitrary Waveform Generator

3.1 AWG DAC

The Analog Devices [AD9717](#) dual, low-power 14-bit, TxDAC Digital-to-Analog Converter is used to generate the wave (Fig. 15). The main features are:

- Power dissipation @ 3.3 V, 2 mA output: 86 mW @ 125 MSPS, Sleep mode: <3 mW @ 3.3 V
- Supply voltage: 1.8 V to 3.3 V
- SFDR to Nyquist: 84 dBc @ 1 MHz output, 75 dBc @ 10 MHz output
- AD9717 NSD @ 1 MHz output, 125 MSPS, 2 mA: -151 dBc/Hz
- Differential current outputs: 1 mA to 4 mA
- CMOS inputs with single-port operation
- Output common mode: 0 to 1.2 V
- Small footprint 40-lead LFCSP RoHS-compliant package

The parallel Data Bus and the SPI configuration bus are driven by the FPGA.

The single ended 100MHz clock is provided by the clock generator.

External Vref1V_AWG reference voltage is used.

The output currents (Iout_AWGx_P and _N) are converted to voltages in the I/V stage.

The Full Scale is set via the FSADJx pins (see Fig. 16). The [ADG787](#) 2.5Ω CMOS low-power, dual 2:1 MUX/DEMUX is used to connect R_{set} of either 8kΩ or 32kΩ from FSADJx pin to GND.




Figure 15. Digital-to-Analog Converter.

The [ADG787](#) features:

- -3 dB bandwidth, 150 MHz
- Single-supply 1.8 V to 5.5 V operation
- Low on resistance: 2.5 Ω typical

3.2 AWG Reference and Offset

As shown in Fig.17, the reference voltage for the AWG is generated by IC42 ([ADR3412ARJZ](#)). A divided version is provided to the DAC:

$$V_{ref1V_AWG} = V_{ref1V2_AWG} \cdot \frac{R_{41}}{R_{39} + R_{41}} = 1V \quad (27)$$

Buffered versions are provided to the I/V stages and individually for each AWG channel, to minimize crosstalk.




Figure 14. DAC - gain set.

The Full Scale DAC output current is:

$$I_{outAWGFS} = 32 \cdot \frac{V_{ref1V_AWG}}{R_{set}} \quad (28)$$

For High Gain:

$$I_{outAWGFS_HG} = 32 \cdot \frac{1V}{8k\Omega} = 4mA \quad (29)$$

For Low Gain:

$$I_{outAWGFS_HG} = 32 \cdot \frac{1V}{32k\Omega} = 1mA \quad (30)$$





Figure 16. DAC - Reference voltages.

An [AD5645R](#) Quad 14-bit nanoDAC generates the offset voltages to add a DC component to the AWG output signal (Fig.18):

- Low power, smallest quad 14-bit nanoDAC
- 2.7 V to 5.5 V power supply
- Monotonic by design
- Power-on reset to zero scale/midscale (important for starting the AWG with 0 DC component)

The Full Scale voltage of IC43 is:

$$V_{offAWGFS} = V_{ref1V2AWG} = 1.2V \quad (31)$$




Figure 17. DAC - Offset voltages.

3.3 AWG IV

IC 15 in Fig. 19 converts the DAC output currents to a bipolar voltage.

Important [AD8058](#) features:

- Low cost
- 325 MHz, -3 dB bandwidth (G = +1)
- 1000 V/μs slew rate
- Gain flatness: 0.1 dB to 28 MHz
- Low noise: 7 nV/√Hz
- Low power: 5.4 mA/amplifier typical @ 5 V
- Low distortion: -85 dBc@5MHz, RL=1kΩ
- Wide supply range from 3 V to 12 V
- Small packaging

$$\begin{aligned}
 V_{Audio} &= I_{outAWGP} \cdot R_{148} - I_{outAWGN} \cdot R_{142} = \\
 &= (1 - 2 \cdot \{A_U\}) \cdot I_{outAWGFS} \cdot R_{142} = \{A_B\} \cdot I_{outAWGFS} \cdot R_{142}
 \end{aligned}
 \tag{32}$$

Where:

$$\begin{aligned}
 \{A_U\} &= \frac{D}{2^N} \in [0 \dots 1]; \text{ -- normalized unipolar DAC input number} \\
 \{A_B\} &= (1 - 2 \cdot \{A_U\}) \in [-1 \dots 1]; \text{ -- normalized bipolar DAC input number (binary offset)} \\
 D &\in [0 \dots 2^{14}] = [0 \dots 2^{14} - 1]; \text{ -- integer unipolar DAC input number}
 \end{aligned}
 \tag{33}$$

The Voltage range extends between:

$$-V_{AudioFS} \leq V_{Audio} < -V_{AudioFS}
 \tag{34}$$

Where (for High Gain respectively Low Gain):

$$\begin{aligned}
 V_{AudioFS_HG} &= I_{outAWGFS_HG} \cdot R_{142} = 496mV \\
 V_{AudioFS_LG} &= I_{outAWGFS_LG} \cdot R_{142} = 124mV
 \end{aligned}
 \tag{35}$$




Figure 18. AWG I/V and out.

3.4 AWG Out

IC16 in Fig. 19 is the output stage of the AWG. [AD8067](#) features:

- FET input: 0.6 pA input bias current
- Stable for gains ≥8 for High Capacitive Load
- High speed: 54 MHz@-3 dB (G = +10)
- 640 V/μs slew rate
- Low noise: 6.6 nV/√Hz; 0.6 fA/√Hz
- Low offset voltage (1.0 mV max)
- Rail-to-rail output
- Low distortion: SFDR 95 dBc @ 1 MHz
- Low power: 6.5 mA typical supply current

- Low cost; Small packaging: SOT-23-5

Matching the impedances in the inverting and non-inverting inputs of IC16:

$$\frac{1}{R_{140}} + \frac{1}{R_{141}} + \frac{1}{R_{144}} = \frac{1}{R_{147}} + \frac{1}{R_{149}} \quad (36)$$

$$V_{outAWG} = -V_{Audio} \cdot \frac{R_{141}}{R_{144}} + (2 \cdot V_{offAWG} - V_{ref1V2AWG}) \cdot \frac{R_{141}}{R_{140}} \quad (37)$$

The first term in equation (37) represents the actual wave amplitude, with a range of:

$$-5.45V < -5V < V_{ACoutAWG_HG} < 5V < 5.45V \quad (38)$$

$$-1.36V < 1.25V < V_{ACoutAWG_LG} < 1.25V < 1.36V$$

Low Gain is used to generate low amplitude signals with improved accuracy. Any amplitude of the output signal is derivable by combining LowGain/HighGain setting (rough) with the digital signal amplitude (fine).

The second term in equation 37 shows the DC component (AWG offset), with a range of (for either LowGain or HighGain):

$$-5.5V < 5V < V_{DCoutAWG} < 5V < 5.5V \quad (39)$$

AD8067 is supplied with $\pm 5.5V$; to avoid saturation the user should keep the sum of AC and DC components in equation 37 to:

$$-5.5V < 5V < V_{outAWG} < 5V < 5.5V \quad (40)$$

Only **bolded** ranges are used in equations 38, 39 and 40, for providing tolerance margins.

The R145 PTC thermistor provides thermal protection in case of an output shortcircuit.

3.5 Audio

A stereo audio output combines the two AWG channels (Figure 20). [AD8592](#) was used for its features:

- Single-supply operation: 2.5 V to 6 V
- High output current: ± 250 mA
- Low shutdown supply current: 100 nA
- Low supply current: 750 μ A/Amp
- Very low input bias current

A single 3.3V supply is used.

$$V_{outIC18} = -2 \cdot V_{Audio} + 1.5V \quad (41)$$

The first term in equation 41 is the audio signal. The second term is the common mode DC component, removed by AC coupling.

The audio signal range is:

$$V_{AudioJack} = -2 \cdot V_{Audio}$$

$$-992mV < V_{AudioJack} < 992mV \text{ (High Gain)} \quad (42)$$

$$-248mV < V_{AudioJack} < 248mV \text{ (Low Gain)}$$




Figure 19. Audio.

4 AWG Spectral Characteristics

Figure 21 shows the typical spectral characteristic of the AWG. In the first experiment (solid line), a coax cable and a Digiilent Discovery BNC Adapter Board were used to connect the AWG signal to the scope inputs. For the second experiment (dashed line) the AWG was connected to the scope inputs via the Analog Discovery wire kit. The Analog Discovery scope hardware was considered a reference for the experiments above because it has preferred spectral characteristics to the AWG.

The Network Analyzer virtual instrument in WaveForms is used to perform synchronized signal synthesis and acquisition. It takes control of channel 1 of AWG and of both scope channels. Start/Stop frequencies are set to 10kHz/10MHz, respectively. Sinus amplitude is set to 1V. The characteristic is built in 1000 steps.

The 0.5dB bandwidth is 5.5MHz with the coax cable and a 3.6MHz with the wire kit.

Similar to the Scope stage, the AWG exceeds by far the requirement of 5MHz bandwidth.




Figure 20. AWG Spectral Characteristics.

- Using Discovery BNC Adapter and a 50Ω coax cable (solid line)
- Using Analog Discovery kit wires (dashed line)

5 Calibration Memory

The analog circuitry described in previous sections includes passive and active electronic components. The data sheet specs show parameters (resistance, capacitance, offsets, bias currents, etc.) as typical values and tolerances. The equations in previous sections consider typical values. Component tolerances affect DC, AC, and CMMR performances of the Analog Discovery. To minimize these effects, the design uses:

- 0.1% resistors and 1% capacitors in all the critical analog signal paths
- Capacitive trimmers for balancing the Scope Input Divider and Gain Selection
- No other mechanical trimmers (as these are big, expensive, not reliable and affected by vibrations, aging and temperature drifts)
- Software calibration, at manufacturing
- User software calibration, as an option

A software calibration is performed on each device as a part of the manufacturing test. AWG signals are passed to a reference instrument and reference signals are connected to the Scope inputs. A set of measurements is used to identify all the DC errors (Gain, Offset) of each analog stage. Correction (Calibration) parameters are computed and stored in the Calibration Memory, on the Analog Discovery device, as Factory Calibration. The WaveForms software allows the user performing an in-house calibration and overwrite the Calibration Data. Returning to Factory Calibration is always possible.

The WaveForms software reads the calibration parameters from the connected Analog Discovery and uses them to correct both generated and acquired signals.

6 Digital I/O

Figure 22 shows half of the Digital I/O pin circuitry (the other half is symmetrical). J3 is the Analog Discovery user signal connector.

General purpose FPGA I/O pins are used for Analog Discovery Digital I/O. FPGA pins are set to SLOW slew rate and 4mA drive strength, with no internal pull.

PTC thermistors provide thermal protection in case of shortcuts. Schottky Diodes double the internal FPGA ESD protection diodes for increasing the acceptable current in case of overvoltage. Nominal resistance of the PTCs

(220Ω) and parasitical capacitance of the Schottky diodes (2.2pF) and FPGA pins (10pF) limit the bandwidth of the input pins. For output pins, the PTCs and the load impedance limit the bandwidth and power.

Input and output pins are LVCMOS3V3. Inputs are 5V tolerant. Overvoltage up to ±20V is supported.




Figure 21. Digital I/O.

7 Power Supplies and Control

This block includes all power monitoring and control circuitry, internal power supplies and user power supplies.

7.1 USB Power Control

An [ADM1177](#) Hot Swap Controller and Digital Power Monitor with Soft Start Pin is used to provide USB power compliance (Fig.23).

Remarkable ADM1177 features are:

- Safe live board insertion and removal
- Supply voltages from 3.15 V to 16.5 V
- Precision current sense amplifier
- 12-bit ADC for current and voltage read
- Adjustable analog current limit with circuit breaker
- ±3% accurate hot swap current limit level
- Fast response limits peak fault current

- Automatic retry or latch-off on current fault
- Programmable hot swap timing via TIMER pin
- Soft start pin for reference adjustment and programming of initial current ramp rate
- Active high ON pin
- I2C fast mode-compliant interface (400 kHz maximum)
- 10-lead MSOP

IC21 limits the current consumed from the USB port to:

$$I_{limit} = \frac{100mV}{R_{173}} = \frac{100mV}{0.1\Omega} = 1A \quad (43)$$

For a maximum time of:

$$t_{fault} = 21.7[ms/\mu F] \cdot C_{80} = 21.7[ms/\mu F] \cdot 0.47\mu F = 10.2ms \quad (44)$$

If the consumed current does not fall below I_{limit} before t_{fault} , IC21 turns off Q2. A hot swap retry is initiated after:

$$t_{cool} = 550[ms/\mu F] \cdot C_{80} = 550 \left[\frac{ms}{\mu F} \right] \cdot 0.47\mu F = 258.5ms \quad (45)$$

To avoid big in-rush currents at hot swap, Soft Start circuitry limits the current slope to:

$$\frac{dI_{limit}}{dt} = \frac{10\mu A}{C_{81}} \cdot \frac{1}{10 \cdot R_{173}} = 212 \frac{mA}{ms} \quad (46)$$

If the current drops below I_{limit} before t_{fault} , normal operation begins.

During normal operation, the FPGA constantly reads the current value (Optionally displayed on Main Window/Discovery). If a value of 600mA is reached and overcurrent protection is enabled (Main Window/Device/Settings/ Overcurrent protection), WaveForms turns off IC20 ([ADP197](#)), IC26, and IC27 shown in Fig. 25, disabling the analog blocks and user power supplies. The FPGA and USB circuitry remain functional, for communicating with the WaveForms software.

ADP197 main features:

- Low RDSon of 12mΩ
- Low input voltage range: 1.8V to 5.5V
- 1.2V logic compatible enable logic
- Overtemperature protection
- Ultrasmall 1.0mmX1.5mm, 6 ball, 0.5mm pitch WLCSP

The Analog Discovery user pins are overvoltage protected. Overvoltage (or ESD) diodes short when a user pin is overdriven by the external circuitry (Circuit Under Test), back powering the input/output block and all of the circuits sharing the same internal power supply. If the back-powered energy is higher than the used energy, the bi-directional power supply recovers the difference and delivers it to the previous node in the power chain. Eventually, the back-powering energy could arrive to the USB VBUS, raising the voltage above the 5V nominal value. D5 in Fig. 23 protects the PC USB port against such a situation.




Figure 22. USB power control.

7.2 User supplies control

IC4 (Fig. 24) ([ADM1177](#)) limits the current consumed by the user power supplies to:

$$I_{limit} = \frac{100mV}{R_{21}} = \frac{100mV}{0.5\Omega} = 200mA \tag{47}$$

For a maximum time of:

$$t_{fault} = 21.7[ms/\mu F] \cdot C_{170} = 21.7[ms/\mu F] \cdot 4.7\mu F = 102ms \tag{48}$$

If the consumed current does not fall below I_{limit} before t_{fault} , IC21 turns off Q2. A hot swap retry is initiated after:

$$t_{cool} = 550[ms/\mu F] \cdot C_{80} = 550[ms/\mu F] \cdot 4.7\mu F = 2.585s \tag{49}$$

Soft Start is not used; C183 is a No Load.

If the current drops below I_{limit} before t_{fault} , normal operation begins.

The current limited by equation 47 supplies both positive and negative user power supplies. After considering the efficiency of the user supply stages, about 100mA is available for user in both supplies together.




Figure 23. User supplies control.

7.3 User Voltage Supplies

The +5v user power supply (Fig. 25) is implemented around an [ADP2503-5](#) 600mA, 2.5MHz Buck-Boost DC-to-DC Converter. Main features:

- 1 mm height profile
- Compact PCB footprint
- Seamless transition between modes
- 38 μ A typical quiescent current
- 2.5 MHz operation enables 1.5 μ H inductor
- Input voltage: 2.3 V to 5.5 V
- Fixed output voltage: 5.0 V
- Boost converter configuration with load disconnect
- Forced fixed frequency operation mode
- Internal compensation
- Soft start
- Enable/shutdown logic input
- Overtemperature protection
- Short-circuit protection
- Undervoltage lockout protection
- Small 10-lead 3 mm \times 3 mm package

The -5V user power supply (Fig.25) is built with an [ADP2370](#) High Voltage, 1.2 Mhz/600 Khz, 800 mA, Low Quiescent Current Buck Regulator:

- Input voltage range: 3.2 V to 15 V, output current: 800 mA
- Quiescent current < 14 μ A in power saving mode (PSM)
- >90% efficiency
- adjustable option
- 100% duty cycle capability
- Initial accuracy: \pm 1%
- Low shutdown current: <1.2 μ A
- Quick output discharge (QOD) option
- 8-lead, 0.75 mm \times 3mm \times 3mm LFCSP (QFN) package

The user voltages are accurate even when the USB bus voltage drops below 5V.

Each supply can be disabled by the FPGA.




Figure 24. User voltage supplies.

7.4 Internal Power Supplies

7.4.1 Analog Supplies

Analog supplies need to have very low ripple to prevent noise from coupling into analog signals. Ferrite beads are used to filter the remaining switching noise and to separate the power supplies that go to the main analog circuit blocks, to avoid crosstalk.

The 3.3V (Fig. 26) and 1.8V (Fig. 27) analog power supplies are implemented around an [ADP2138](#) Fixed Output Voltage, 800mA, 3MHz, Step-Down DC-to-DC converter:

- Input voltage: 2.3 V to 5.5 V
- Peak efficiency: 95%
- 3 MHz fixed frequency operation
- Typical quiescent current: 24 μ A
- Very small solution size
- 6-lead, 1 mm \times 1.5 mm WLCSP package
- Fast load and line transient response
- 100% duty cycle low dropout mode
- Internal synchronous rectifier, compensation, and soft start
- Current overload and thermal shutdown protections
- Ultralow shutdown current: 0.2 μ A (typical)
- Forced PWM and automatic PWM/PSM modes

To insure low output voltage ripple a second LC filter is added and forced PWM mode is selected.




Figure 25. 3.3V internal analog power supply.




Figure 26. 1.8V internal analog power supply.

The -3.3V analog power supply (Fig. 28) is implemented with the [ADP2301](#) Step-Down regulator in an inverting Buck-Boost configuration. See application note [AN-1083: Designing an Inverting Buck Boost Using the ADP2300 and ADP2301](#). The ADP2301 features:

- 1.2 A maximum load current
- ±2% output accuracy over temperature range
- Wide input voltage range: 3.0 V to 20 V
- 1.4 MHz switching frequency
- High efficiency up to 91%
- Current-mode control architecture
- Output voltage from 0.8 V to 0.85 × VIN
- Automatic PFM/PWM mode switching
- Integrated high-side MOSFET
- Integrated bootstrap diode
- Internal compensation and soft start
- Undervoltage lockout (UVLO)
- Overcurrent protection (OCP) and thermal shutdown (TSD)
- Available in ultrasmall, 6-lead TSOT package

The Output voltage is set with an external resistor divider from Vout to FB:

$$\frac{R_{180}}{R_{181}} = \frac{-V_{out} - V_{ref}}{V_{ref}} \tag{50}$$

Choosing $R_{181} = 10.2k\Omega$:

$$R_{180} = \frac{3.3V - 0.8V}{0.8V} \cdot 10.2k\Omega = 31.87k\Omega \tag{51}$$

Closest standard value is $R_{180} = 31.6k\Omega$




Figure 27. -3.3V internal analog power supply.

The 5.5V and -5.5V supplies (Fig.29) are created with a Sepic-Cuk topology, built around a single [ADP1612](#) Step-Up DC-to DC converter. Main features:

- 1.4A current limit
- Minimum input voltage 1.8V
- Pin-selectable 650 kHz or 1.3 MHz PWM frequency
- Adjustable output voltage up to 20 V
- Adjustable soft start
- Undervoltage lockout

Both Sepic and Cuk converters are connected to the same switching pin of the regulator. Only the positive Sepic output is regulated, while the negative output tracks the positive one. This is an accepted behavior, since similar load currents are expected on both positive and negative rails.

The output current in a Sepic is discontinuous, which results in a higher output ripple. To lower this ripple, an additional output filter is added to the positive rail.

For more information, see application note: [AN-1106: An Improved Topology for Creating Split Rails from a Single Input Voltage](#).

Setting the Output Voltage:

$$\frac{R_{184}}{R_{185}} = \frac{V_{out} - V_{ref}}{V_{ref}} \quad (52)$$

Choosing $R_{185} = 13.7k\Omega$:

$$R_{184} = \frac{5.5V - 1.235V}{1.235V} \cdot 13.7k\Omega = 47.31k\Omega \quad (53)$$

Closest standard value is $R_{184} = 47.5k\Omega$




Figure 28. ±5.5V internal analog supplies.

7.4.2 Digital Supplies

The 1V digital supply (Fig. 30) is implemented with the [ADP2120-1](#). It has a fixed 1V output voltage option and a ±1.5% output accuracy which makes it suitable for the FPGA internal power supply. It also features:

- 1.25A continuous output current
- 145 mΩ and 70 mΩ integrated MOSFETs
- Input voltage range from 2.3 V to 5.5 V; output voltage from 0.6 V to VIN
- 1.2 MHz fixed switching frequency; Selectable PWM or PFM mode operation
- Current mode architecture
- Integrated soft start; Internal compensation
- UVLO, OVP, OCP, and thermal shutdown
- 10-lead, 3 mm × 3 mm LFCSP_WD package




Figure 29. 1V internal digital supply.

The 3.3V digital supply (Fig. 31) is built around [ADP2503-3.3](#) 600mA, 2.5MHz Buck-Boost DC-to-DC Converter:

- Seamless transition between modes
- 38 μ A typical quiescent current
- 2.5 MHz operation enables 1.5 μ H inductor
- Input voltage: 2.3 V to 5.5 V;
- Fixed output voltage: 3.3 V
- Forced fixed frequency operation mode
- Internal compensation
- Soft start
- Enable/shutdown logic input
- Overtemperature protection
- Short-circuit protection
- Reverse current capability
- Undervoltage lockout protection
- Small 10-lead 3 mm \times 3 mm package, 1 mm height profile
- Compact PCB footprint




Figure 30. 3.3V internal digital supply.

The main requirement for the 3.3V digital supply is the reverse current capability. When a user pin is overdriven the protection diode opens and back powers circuitry connected to this supply. If the back powered energy is higher than the used energy the regulator delivers it to its input, preventing the 3.3V from rising.

The 1.8V digital power supply (Fig. 32) is implemented with [ADP2138-1.8](#) Fixed Output Voltage, 800mA, 3MHz, Step-Down DC-to-DC converter. This ensures a very small solution size due to the 3MHz switching frequency and the 1mm \times 1.5 mm WLCSP package. The ADP2138 also features:

- Input voltage: 2.3 V to 5.5 V
- Peak efficiency: 95%
- Typical quiescent current: 24 μ A
- Fast load and line transient response
- 100% duty cycle low dropout mode
- Internal synchronous rectifier, compensation, and soft start
- Current overload and thermal shutdown protections
- Ultralow shutdown current: 0.2 μ A (typical)




Figure 31 1.8V internal digital supply.

7.5 Temperature measurement

The Analog Discovery uses the [AD7415](#) Digital Output Temperature Sensor (Fig. 33). AD7415 main features are:

- 10-bit temperature-to-digital converter
- Temperature range: -40°C to $+125^{\circ}\text{C}$
- Typical accuracy of $\pm 0.5^{\circ}\text{C}$ at $+40^{\circ}\text{C}$
- SMBus/I²C[®]-compatible serial interface
- Temperature conversion time: 29 μs (typical)
- Space-saving 5-lead SOT-23 package
- Pin selectable addressing via AS pin




Figure 32. Temperature sensor.

8 USB Controller

The USB interface performs two tasks:

- **Programming the FPGA:** There is no non-volatile FPGA configuration memory on the Analog Discovery. The WaveForms software identifies the connected device and downloads an appropriate .bit file at power-up, via a Digilent USB-JTAG interface. Adept run-time is used for low level protocols.
- **Data exchange:** All instrument configuration data, acquired data and status information is handled via a Digilent synchronous parallel bus and USB interface. Speed up to 20MB/sec. is reached, depending on USB port type and load as well as PC performance.

9 FPGA

The core of the Analog Discovery is the Xilinx the [Spartan 6](#) FPGA circuit XC6SLX16-1L. The configured logic performs:

- Clock management (12MHz and 60MHz for USB communication, 100MHz for data sampling)
- Acquisition control and Data Storage (Scope and Logic Analyzer)
- Analog Signal synthesis (look-up tables, AM/FM modulation for AWG)
- Digital signal synthesis (for pattern generator)
- Trigger system (trigger detection and distribution for all instruments)
- Power supplies control and instruments enabling
- Power and temperature monitoring
- Calibration memory control
- Communication with the PC (settings, status data)

Block and Distributed RAM of the FPGA are used for signal synthesis and acquisition. Multiple configuration files are available through WaveForms software, to allocate the RAM resources according the application.

A detail of trigger system is shown in Fig. 34. Each instrument generates a trigger signal when a trigger condition is met. Each trigger signal (including external triggers) can trigger any instrument and drive the external trigger outputs. This way, all the instruments can synchronize to each other.




Figure 33. FPGA configuration trigger block diagram.

10 Features and performances

This chapter shows the features and performances as described in the Analog Discovery Data sheet. Footnotes add detailed information and annotate the HW description in this Manual.

10.1 Analog Inputs (Scope)

- Two fully differential channels¹; 14-bit converters; 100 MSPS real-time sample rate
- 500uV to 5V/division²; 1M Ω , 24pF inputs with 5MHz analog bandwidth³
- Input voltages up to $\pm 25V$ on each input ($\pm 50V$ differential); protected to $\pm 50V$ ⁴
- Up to 16k samples/channel buffer length⁵
- Advanced triggering modes (edge, pulse, transition types, hysteresis, etc.)⁶

¹ See the Note on page 4

² High Gain or Low Gain is used in the analog signal input path for rough scaling. “Digital Zooming” is used for multiple scope scales.

³ The Scope bandwidth depends on probes. The Analog Discovery wire kit is an affordable, easy-to-use solution, but it limits the frequency, noise, and crosstalk performances. With a coax cable and Analog Discovery BNC adapter, the 0.5dB Scope bandwidth is 10MHz (see Figure 14).

⁴ As shown in Figure 11, a $\pm 50V$ differential input signal does not fit in a single scope screen (ADC range). However, Vertical Position setting allows visualization of either +50V or -50V levels.

⁵ Default Scope buffer size is 8kSamples/channel. The WaveForms Device Manager (WaveForms Main Window/Device/Manager) provides alternate FPGA configuration files, with different resource allocation. With no memory allocated to the Digital I/O and reduced memory assigned to the AWG, the scope buffer size can be chosen to be 16kSamples/channel.

⁶ Trigger Detectors and Trigger Distribution Networks are implemented in the FPGA. This allows real time triggering and cross-triggering of different instruments within the Analog Discovery device. Using external Trigger inputs/outputs, cross-triggering between multiple Analog Discovery devices is possible.

- Trigger in/trigger out allows multiple instruments to be linked⁶.
- Cross-triggering with Logic Analyzer, Waveform Generator, Pattern Generator or external trigger⁶.
- Selectable channel sampling mode (average, decimate, min/max)⁷.
- Mixed signal visualization (analog and digital signals share same view pane)⁸
- Real-time FFTs, XY plots, Histograms and other functions always available⁹.
- Multiple math channels support complex functions⁹.
- Cursors with advanced data measurements available on all channels⁹.
- All captured data files can be exported in standard formats¹⁰.
- Scope configurations can be saved, exported and imported¹⁰.

10.2 Analog Outputs (Arbitrary Waveform Generator)

- Two channels; 14-bit converters; 100 MSPS real-time sample rate¹¹.
- Single-ended waveforms with offset control and up to ± 5 V amplitude¹².
- 5MHz analog bandwidth¹³ and up to 16k samples/channel¹⁴.
- Easily defined standard waveforms (sine, triangle, sawtooth, etc.)
- Easily defined sweeps, envelopes, AM and FM modulation¹⁵.
- User-defined arbitrary waveforms can be defined within WaveForms software user interface or using standard tools (e.g. Excel)¹⁰.
- Cross-triggering between Analog input channels, Logic Analyzer, Pattern Generator or external trigger⁶.

10.3 Logic Analyzer

- 16 signals shared between analyzer, pattern generator, and discrete I/O¹⁶

⁷ Real time sampling modes are implemented in the FPGA. The ADC always works at 100Msamples/sec. When a lower sampling rate is required, ($10^8/N$ samples/sec), N ADC samples are used to build a single recorded sample, either by averaging or decimating. In the Min/Max mode, every 2N samples are used to calculate and store a pair of Min/Max values. The stored sample rate is reduced by half in Min/Max mode.

⁸ In mixed signal mode, the scope and Digital I/O acquisition blocks use the same reference clock, for synchronization.

⁹ This functionality is implemented by WaveForms software in the PC, using the buffered data from the FPGA. After acquiring a complete data buffer at the FPGA level and uploading it to the PC, the data is processed and displayed, while a new acquisition is started.

¹⁰ This functionality is implemented by WaveForms software, in the PC.

¹¹ The AWG DAC always works at 100Msamples/sec. When a lower sampling rate is required, ($10^8/N$ samples/sec), each sample is sent N times to the DAC.

¹² The AWG output voltage is limited to ± 5 V. This refers to the sum of AC signal and DC offset.

¹³ The AWG bandwidth depends on probes. Analog Discovery wire kit is an affordable, easy-to-use solution, but it limits the frequency, noise, and crosstalk performances. With a coax cable and Analog Discovery BNC adapter, the 0.5dB AWG bandwidth is 5.5MHz (3.6MHz with the wire kit) (see Fig. 21).

¹⁴ Default AWG buffer size is 4kSamples/channel. The WaveForms Device Manager (WaveForms Main Window/Device/Manager) provides alternate FPGA configuration files, with different resources allocation. With no memory allocated to the Digital I/O and reduced memory assigned to the Scope, the AWG buffer size can be chosen to be 16kSamples/channel.

¹⁵ Real time implemented in the FPGA configuration.

¹⁶ All digital I/O pins are always available as inputs, to be acquired and displayed in the Logic Analyzer and Static I/O WaveForms instruments. The user selects which pins are also used as outputs, by the

- 100 MSPS, with buffers supporting up to 16K transitions per pin¹⁷.
- LVCMOS (3.3V) logic level inputs
- Multiple trigger options including pin change, bus pattern, etc⁶.
- Trigger in/trigger out allows multiple instruments to be linked⁶.
- Cross-triggering between Analog input channels, Logic Analyzer, Pattern Generator or external trigger⁶.
- Interpreter for SPI, I2C, UART, Parallel bus⁹.
- Captured signals can be saved and exported in standard file formats¹⁰.

10.4 Digital Pattern Generator

- 16 signals shared between analyzer, pattern generator, and discrete I/O¹⁶.
- 100 MSPS,
- Algorithmic pattern generator (no memory buffers used)¹⁵.
- Custom pattern editor with buffers supporting up to 16K transitions per pin¹⁸.
- 3.3V outputs
- Data file import/export using standard formats¹⁰.
- Customized visualization options for signals and busses¹⁰.

10.5 Digital I/O

- 16 signals shared between analyzer, pattern generator, and discrete I/O¹⁶.
- LVCMOS (3.3 V) logic level inputs and outputs
- PC-based virtual I/O devices (buttons, switches & displays) drive physical pins¹⁰.
- Customized visualization options available¹⁰.

10.6 Power Supplies

- Two fixed power supplies derive power from USB port
- +5V up to 50mA and -5V up to 50mA (100mA total)

10.7 Network Analyzer¹⁹

- Waveform generator drives circuits with swept sine waves up to 10MHz
- Input waveforms settable from 1Hz to 10MHz, with 5 to 1000 steps¹⁰.

Pattern Generator or Static I/O instruments. When a signal is driven by both Pattern Generator and Static I/O instruments, the Static I/O instrument has priority, except if Static I/O attempts to drive a HiZ value.

¹⁷ Default Logic Analyzer buffer size is 4kSamples/channel. The WaveForms Device Manager (WaveForms Main Window/Device/Manager) provides alternate FPGA configuration files, with different resource allocation. With no memory allocated to the Scope and AWG, the Logic Analyzer buffer size can be chosen to be 16kSamples/channel.

¹⁸ Default Pattern Generator buffer size is 1kSamples/channel. The WaveForms Device Manager (WaveForms Main Window/Device/Manager) provides alternate FPGA configuration files, with different resources allocation. With no memory allocated to the Scope and AWG, the Pattern Generator buffer size can be chosen to be 16kSamples/channel.

¹⁹ The Network Analyzer instrument in WaveForms uses Analog Outputs (AWG) channel1 and Analog Inputs (Scope) hardware resources. When it starts running, all other instruments using the same HW resources (competing instruments: AWG channel 1, Scope, Voltmeters, Spectrum Analyzer) are forced to a BUSY state. When running a competing instrument, the Network Analyzer is forced to a BUSY state.

- Settable input amplitude and offset
- Analog input records response at each frequency¹⁰.
- Response magnitude and phase delay displayed in Bode, Nichols, or Nyquist formats¹⁰.

10.8 Voltmeters²⁰

- Two independent meters (shared with Analog input channels)
- Automatic measurements include DC, AC RMS and True RMS values¹⁰.
- Single-ended and differential measurement capability
- Up to $\pm 25V$ on each pin ($\pm 50V$ max peak-peak)
- Auto-range feature selects best gain range¹⁰.

10.9 Spectrum Analyzer²¹

- Performs FFT or CZT algorithm on analog input channels and displays power spectrum¹⁰.
- Frequency range adjustments in center/span or start/stop modes¹⁰.
- Linear or logarithmic frequency scale¹⁰.
- Peak tracking option finds peak power and adjusts display to keep peak in center of display¹⁰.
- Vertical axis supports voltage-peak, voltage-RMS, dBV and dBu display options¹⁰.
- Windowing options include rectangular, triangular, hamming, Cosine, and many others¹⁰.
- Cursors and automatic measurements including noise floor, SFDR, SNR, THD and many others¹⁰.
- Data file import/export using standard formats¹⁰.

10.10 Other features

- USB powered; all needed cables included
- High-speed USB2 interface for fast data transfer
- Waveform Generator output can be played on stereo audio jack
- Two external trigger pins can link triggers across multiple devices⁶.
- Cross triggering between instruments⁶.
- Help screens, including contextual help¹⁰.
- New! Supported by MATLAB and the MATLAB student edition
- Instruments and workspaces can be individually configured; configurations can be exported¹⁰.

²⁰ The Voltmeter instrument in WaveForms uses Analog Inputs (Scope) Hardware resources competing with other WaveForms instruments (Scope, Network Analyzer, Spectrum Analyzer). When it starts running, the competing instruments are forced to a BUSY state. When running a competing instrument, the Voltmeter is forced in BUSY state.

²¹ The Spectrum Analyzer instrument in WaveForms uses Analog Inputs (Scope) Hardware resources competing with other WaveForms instruments (Scope, Network Analyzer, Voltmeter). When it starts running, the competing instruments are forced to a BUSY state. When running a competing instrument, the Spectrum Analyzer is forced to a BUSY state.

Table of Contents

Overview.....	1
1 Architectural Overview and Block Diagram.....	2
2 Scope.....	4
2.1 Scope Input Divider and Gain Selection.....	4
2.2 Scope Buffer.....	6
2.3 Scope reference and offset.....	6
2.4 Scope Driver.....	8
2.5 Clock Generator.....	9
2.6 Scope ADC.....	10
2.6.1 Analog section.....	10
2.6.2 Digital Section.....	12
2.7 Scope Signal Scaling.....	12
2.8 Scope Spectral Characteristics.....	16
3 Arbitrary Waveform Generator.....	17
3.1 AWG DAC.....	17
3.2 AWG Reference and Offset.....	18
3.3 AWG I/V.....	19
3.4 AWG Out.....	20
3.5 Audio.....	21
4 AWG Spectral Characteristics.....	22
5 Calibration Memory.....	23
6 Digital I/O.....	23
7 Power Supplies and Control.....	24
7.1 USB Power Control.....	24
7.2 User supplies control.....	26

7.3	User Voltage Supplies.....	27
7.4	Internal Power Supplies	28
7.4.1	Analog Supplies.....	28
7.4.2	Digital Supplies.....	31
7.5	Temperature measurement.....	33
8	USB Controller	33
9	FPGA.....	33
10	Features and performances.....	34
10.1	Analog Inputs (Scope).....	34
10.2	Analog Outputs (Arbitrary Waveform Generator)	35
10.3	Logic Analyzer	35
10.4	Digital Pattern Generator	36
10.5	Digital I/O.....	36
10.6	Power Supplies	36
10.7	Network Analyzer	36
10.8	Voltmeters	37
10.9	Spectrum Analyzer.....	37
10.10	Other features	37
	Table of Contents	38